High-Radix Floating-Point Division Algorithms for Embedded VLIW Integer Processors

Abstract : This paper presents floating-point division algorithms and implementations forembedded VLIW integer processors. On those processors, there is no hardwarefloating-point unit, for cost reasons. But, for portability and/or accuracy reasons,a software FP emulation layer is sometime useful. Here, we focus onhigh-radix digit-recurrence algorithms for FP division on integer VLIW processorssuch as the ST200 from STMicroelectronics.
Document type :
Reports
Complete list of metadatas

Cited literature [9 references]  Display  Hide  Download

https://hal-lara.archives-ouvertes.fr/hal-02102220
Contributor : Colette Orange <>
Submitted on : Wednesday, April 17, 2019 - 10:30:23 AM
Last modification on : Wednesday, November 20, 2019 - 2:52:55 AM

File

RR2005-39.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-02102220, version 1

Collections

Citation

Claude-Pierre Jeannerod, Saurabh-Kumar Raina, Arnaud Tisserand. High-Radix Floating-Point Division Algorithms for Embedded VLIW Integer Processors. [Research Report] LIP RR-2005-39, Laboratoire de l'informatique du parallélisme. 2005, 2+11p. ⟨hal-02102220⟩

Share

Metrics

Record views

14

Files downloads

13