P. Belanovi´cbelanovi´c and M. Leeser, A library of parameterized floating-point modules and their use, Field Programmable Logic and Applications, vol.2438, pp.657-666, 2002.

J. Beuchat and A. Tisserand, Small multiplier-based multiplication and division operators for Virtex-II devices, Field-Programmable Logic and Applications, vol.2438, pp.513-522, 2002.
URL : https://hal.archives-ouvertes.fr/inria-00072094

K. Chapman, Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner). EDN magazine, 1994.

F. De-dinechin and V. Lefèvre, Constant multipliers for FPGAs, 2nd Intl Workshop on Engineering of Reconfigurable Hardware/Software Objects (ENREGLE), pp.167-173, 2000.
URL : https://hal.archives-ouvertes.fr/ensl-00269219

M. Delorimier and A. Dehon, Floating-point sparse matrix-vector multiply for FPGAs, ACM/SIGDA Field-Programmable Gate Arrays, pp.75-85, 2005.

J. Detrey and F. De-dinechin, A tool for unbiased comparison between logarithmic and floating-point arithmetic, 2004.
URL : https://hal.archives-ouvertes.fr/ensl-00542212

J. Detrey and F. De-dinechin, Table-based polynomials for fast hardware function evaluation, 16th Intl Conference on Application-specific Systems, Architectures and Processors, 2005.
URL : https://hal.archives-ouvertes.fr/hal-02101996

J. Dido, N. Geraudie, L. Loiseau, O. Payeur, Y. Savaria et al., A flexible floatingpoint format for optimizing data-paths and operators in FPGA based DSPs, ACM/SIGDA Field-Programmable Gate Arrays, pp.50-55, 2002.

C. Doss and R. Riley, FPGA-based implementation of a robust IEEE-754 exponential unit, FPGAs for Custom Computing Machines, 2004.

Y. Dou, S. Vassiliadis, G. K. Kuzmanov, and G. N. Gaydadjiev, 64-bit floating-point FPGA matrix multiplication, ACM/SIGDA Field-Programmable Gate Arrays, pp.86-95, 2005.

B. Lee and N. Burgess, Parameterisable floating-point operators on FPGAs, 36th Asilomar Conference on Signals, Systems, and Computers, pp.1064-1068, 2002.

R. Li, P. Markstein, J. P. Okada, and J. W. Thomas, The libm library and floating-point arithmetic for HP-UX on Itanium, 2001.

G. Lienhart, A. Kugel, and R. Männer, Using floating-point arithmetic on FPGAs to accelerate scientific N-body simulations, FPGAs for Custom Computing Machines, 2002.

P. Markstein, IA-64 and Elementary Functions: Speed and Precision. Hewlett-Packard Professional Books, p.130183482, 2000.

J. Muller, Elementary Functions, Algorithms and Implementation, 1997.
URL : https://hal.archives-ouvertes.fr/ensl-00000008

F. Ortiz, J. Humphrey, J. Durbano, and D. Prather, A study on the design of floating-point functions in FPGAs, Field Programmable Logic and Applications, vol.2778, pp.1131-1135, 2003.

G. Paul and M. W. Wilson, Should the elementary functions be incorporated into computer instruction sets?, ACM Transactions on Mathematical Software, vol.2, issue.2, pp.132-142, 1976.

N. Shirazi, A. Walters, and P. Athanas, Quantitative analysis of floating point arithmetic on FPGA based custom computing machine, FPGAs for Custom Computing Machines, pp.155-162, 1995.

P. T. Tang, Table lookup algorithms for elementary functions and their error analysis, Proceedings of the 10th IEEE Symposium on Computer Arithmetic, pp.232-236, 1991.