Avi zienis, \Signed digit number representations for fast parallel arithmetic, IRE Transaction on Electronic Computers, vol.10, pp.389-400, 1961. ,
Applied Computation Theory: Analysis, Design, Modeling, c h. Radix Arithmetic: Digital Algorithms for Computer Architecture, 1976. ,
\Floating point/integer processor with divide and square root functions, 1989. ,
\Rectangular array signed digit multiplier, 1993. ,
\Digit-set conversion: Generalizations and applications, IEEE Transactions on Computers, vol.43, issue.5, pp.622-629, 1994. ,
DOI : 10.1109/12.280811
\A complex numbermultiplier using radix 4 digits, Proceedings of the 12th Symposium on Computer Arithmetic, pp.84-90, 1995. ,
DOI : 10.1109/arith.1995.465373
\A 120 MFLOPS CMOS oating point processor, Proceedings of the 1991 Custom Integrated C i r cuits Conference, 1991. ,
DOI : 10.1109/cicc.1991.164128
\Accurate rounding scheme for the newton raphson method using redundnat binary representation, IEEE Transactions on Computers, vol.43, issue.1, pp.43-51, 1994. ,
DOI : 10.1109/12.250608
A . W are, \Appartus for determiniung Booth recoder input control signals, 1994. ,
URL : https://hal.archives-ouvertes.fr/hal-01923014
\Arithmetic unit based on a high speed multiplier with a redundant binary addition tree, Advanced Signal Processing Algorithms , Architectures and Implementation II, v ol. 1566 of Proceedings of SPIE, pp.244-251, 1991. ,
\A fast iterative m ultiplication method by recoding intermediate product, Proceedings of the 36th National Convention of Information Science, 1987. ,
\Redundant binary Booth recoding, Proceedings of the 12th Symposium on Computer, pp.50-57, 1995. ,
\Hardware reciprocal table compression/decompression techniques, Scientiic Computing and Validated Numerics, pp.11-17, 1995. ,