

## **Dataflow dot product on networks of heterogeneous digit-serial arithmetic units**

Jean Duprat, Mario Fiallos-Aguilar

## **To cite this version:**

Jean Duprat, Mario Fiallos-Aguilar. Dataflow dot product on networks of heterogeneous digit-serial arithmetic units. [Research Report] LIP RR-1993-10, Laboratoire de l'informatique du parallélisme. 1993, 2+17p. hal-02102063

## **HAL Id: hal-02102063 <https://hal-lara.archives-ouvertes.fr/hal-02102063>**

Submitted on 17 Apr 2019

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



# *Laboratoire de l'Informatique du Parallélisme*

Ecole Normale Supérieure de Lyon Institut IMAG Unité de recherche associée au CNRS n°1398

# Dataflow dot product on networks of heterogeneous digit-serial arithmetic units

Jean Duprat Mario Fiallos Aguilar March 1993

Research Report N= 93-10 ===



**Ecole Normale Supérieure de Lyon** 46, Allée d'Italie, 69364 Lyon Cedex 07, France, Téléphone : + 33 72 72 80 00; Télécopieur : + 33 72 72 80 80; Adresses électroniques : lip@frensl61.bitnet; lip@lip.ens−lyon.fr (uucp).

# Dataflow dot product on networks of heterogeneous digit-serial arithmetic units

Jean Duprat Mario Fiallos Aguilar

March  $1993$ 

## Abstract

In this paper we deal with a new high precision computation of the dot product. The key idea is to use hundreds of digit-serial arithmetic units that allow a *massive* digitlevel pipelining. Parallel discrete-event simulations performed on a memory-distributed massively parallel computer show that with a limited number of arithmetic units- the computation of dot product when performed using a "classical" algorithmic technique (i.e. serial cumulative multiplications) is almost as fast as the case where an "optimal" divide-and-conquer algorithmic technique is used. Interconnection networks for both algorithmic techniques are considered

assy consider the documental pipelining, and and the computation on anno computations of

## Résumé

Ce document décrit un produit scalaire à haute precision. L'idée principale est d'utiliser plusieurs centaines dunites arithmetiques arithmetiques permettant le la chire dunite du chire dunite dunite d Des simulations parallèles d'évènements discrets faites sur des machines parallèles à mémoire distribuée montrent que lorsque le produit scalaire est calculé avec un nombre fixe a unites, die traditionellistications die multiplications cumulations est presque audient rapide que an executavement ances and conquerent and constant and constant and contact pour les reseaux di deux techniques sont aussi presentés.

alcul enter the domination production alumnically produced in the calculation of the company

## Dataflow dot product on networks of heterogeneous digit-serial arithmetic units\*

Jean Duprat and Mario Fiallos Aguilar<sup>†</sup> Laboratoire de l'Informatique du Parallélisme (LIP) Ecole Normale Supérieure de Lyon allee ditalie dit alle tot the control of the second the control of the control of the control of the control o mfiallos@lip.ens-lyon.fr duprat@lip.ens-lyon.fr

#### $\mathbf{1}$  Introduction  $\overline{\phantom{0}}$

Matrix and vector operations based on dot product computation occur frequently in engineering and scientic applications A lot of work has been performed in order to obtain better algorithms and e en architectural computers - científica computers - científica computers - científica computers - científica

Unfortunately- in computations of arithmetic algorithms that deal with the approximation of real numbers by oatingpoint representations- inaccurate calculations and representations lead to com pletely wrong results

These errors are produced by cancel lation and truncation of the oatingpoint numbers - A computer that allows the size of operands and results to be large enough to compute according to the needs of accuracy potentially resolves these problems

However- as high accuracy is achieved using verylong precision arithmetic- the representation of numbers needs a lot of bits-induced thousands It is more practical thousands It is more practical these bits-i serially than in parallel

In digit on-line mode of computation - - the operands and the results ow through the arith metric or units and units aus series with the most significant-digital values of  $\mathbf{M}$ digit-level pipelining.

This paper deals with the digit on-line mode computation of dot product Floatingpoint digit on $line$  adders and multipliers are used to compute with a maximum accuracy of  $1024$  digits.

Two different algorithmic techniques for computing the dot product are studied. The first one is  $\mathbf t$  the  $\mathbf t$  the seconduction in parallel machines Theorem in parallel machines The seconduction in pa consists basically in computing the dot product using cumulative multiplications-basically multiplications-basically multiplications-basically multiplications-basically multiplicationsquently used in SISD computers

A comparison of the two algorithmic techniques is performed using analytical methods and parallel discrete-event simulation on MasPar MP-1.

## $\overline{2}$ On-line and dataow modes of computation

As stated above in digit on-line computation- the operands and the results ow between arithmetic units serially- most signicant digit rst MSD Similarly- LSD means least signicant digit

A consequence of this own is the need of a redundant number system In such system In such system In such systems-

<sup>\*</sup>This work is part of a project called CARESSE which is partially supported by the "PRC Architectures Nouvelles de Machines" of the French Ministère de la Recherche et de la Technologie and the Centre National de la Recherche Scientifique.  $\sim$   $\sim$   $\sim$ 

<sup>&</sup>lt;sup>†</sup>Supported by CNPq and Universidade Federal do Ceará, Brazil.

is carry free and can be performed in parallel- in any serious model (which is most for most complete usual arithmetic operations can be calculated in MSD mode too Digit on-line arithmetic is the combination of MSD and redundant number system.

An interesting implementation of a radix-2 carry-free redundant system is the Borrow Save notation, BS for short. In BS, the  $i^{n}$  digit  $x_i$  of a number x is represented by two bits  $x_i^+$  and  $x_i^-$  with  $x_i =$  $x_i^+ - x_i^-$ . Then 0 has two representations, (0.0) and (1.1). The digit 1 is represented by (1.0) and the digit  $\overline{1}$  is represented by  $(0 1)$ .

A BS floating-point number x with n digits of mantissa and p digits of exponent is represented by  $x = m_x 2^{e_x}$ , where  $m_x = \sum_{i=1}^n m_{x_i} 2^{-i}$  and  $e_x = \sum_{i=0}^{p-1} e_{x_i} 2^i$ . In our system the exponents and the mantissas circulate in digit on-line mode- exponent rst

The digit on-line systems are characterized by their delay- that is the number such that p digits of the result are deduced from p digits of the input operands When successive digit on-line operations are performed in algo pipeline of the sum of delays of operations and communications- and the computation of large numerical jobs can be executed in an efficient manner. We will assume that any communication has a delay of 1. See figure 1.

As we can see from gure - the computations in digit on-line mode can be described as a data



Figure 1: Digit-level pipelining in digit on-line arithmetic

dependence graphs consistent and data or data o executed on arithmetic units- and edges from one node to another node- which indicate the ow of data between them A nodal operation can be executed only when the required informationdigit from all the input edges is received. Typically a nodal operation requires one or two operands and produces one result. Once that the node has been activated and the computations related to the input digits inside the arithmetic unit performed i e the node has red- the output digit is passed to the destination nodes This process is repeated until all nodes have been activated and the more than the course- at course- more than one node can be pressured simultaneously.

#### 2.1 Pseudo-normalization

In classical binary oatingpoint representation- a number is said normalized if its mantissa belongs to - or - Normalization of numbers leads to more accurate representations and con sequently results In BS representation- to check if a number is normalized may be necessary to examine all its digits For this reason- we replace the concept of normalized numbers by that of pseudonormalized numbers A number is said pseudonormalized if its mantissa belongs to or - It is very easy to ensure that a number is pseudonormalized it su
ces to forbid a mantissa beginning by - - or This pseudonormalization is performed serially In the next sections we will describe briey the two digit on-line oatingpoint arithmetic units aus used in the computation of dot product

## 3 Fully digit on-line oating-point adder

As in classical oatingpoint adders- the fully digit on-line adder addo- for short- performs three basic operations exponent calculation- mantissa alignment and mantissa calculation Figure 2 shows the different blocks of the adder:

- $\bullet$  -A serial maximizer computes the maximum of the two exponents.  $\phantom{1}$
- $\bullet$  A serial aligner performs the mantissa alignment with a shift register using the difference  $\phantom{a}$ between the exponents
- $\bullet$  A serial adder calculates the sum of the aligned mantissas.
- $\bullet$  -A synchronizer is used to guarantee that only an unavoidable carry appearing in the sum of the  $\bullet$ mantissas will provoke the truncation of the mantissa and the incrementation of the exponent of the result



Figure 2: The on-line floating-point adder

The synchronizer (normalizer  $+$  carry detector in figure 2) must test the carry digit and the more significant digit of the manufacture sum When these digits are equal to a space of to a composition, the incrementation of the exponent and the truncation of the mantissa (the last digit is lost) are performed When these digits are equal to a special to a contract the model is not model and by the substituting to by a contract of the sum is the carry of the sum is the sum is the sum is the sum is the sum i

The operation performed by the synchronizer is different from the systematic incrementation of the exponent during all addition proposed by Tu in this last case-by Tu in this last case-by Tu in this last casemantissa of the result leads to a needless loss of information. In the solution we have proposed [8] the incrementation is performed only when necessary. After the tests of the first two bits of the mantissas sum- the exponent is incremented i the modied carry digit is not Since the decision of incrementing or not can be made when the last digit of the exponent result is outputting the incremente la collecte del comunicació de una la collecte de la collecte de la collecte de la collecte de la c

the digit pair is in different to transmitted to the pair  $\epsilon$  the a non-significant transmitted that the solution the synchronization is insured automatically

### 4 Fully digit on-line oating-point multiplier

The oating point multiplier consists of three dierent parts-

- A serial adder for the exponents
- A serial multiplier for the mantissas
- $\bullet$  A synchronizer, which ensures that if two input numbers are pseudo-normalized the output  $\hspace{0.1mm}$ will be pseudo-normalized too.



Figure 3: Synchronization in the on-line floating-point adder

. The series multiplier is described in  $\lfloor \frac{n}{2} \rfloor, \lfloor \frac{n}{2} \rfloor$ are similar to the measure point adder ones and will not present here-point it.

since the two input manufactures belong to pay in appearance the product product belongs to pay absolute thus, if we want maintain the result pseudonormalized it is necessary to shift up the mantissary up to positions to the right. Sind of normalization requires the dynamic subtraction requires the dynamic subtraction to the exponent of the result To generate the nal exponent- the last two digits of the exponent are controlled by the three digits of the mantissa product The normalizer contains a decrementer followed by an overow detector which is similar to the one of the adder The digit on-line delay of the multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multiplier-multipli

#### $\overline{5}$ Computing dot product in digit on-line mode

With the adder and the multiplier presented in the last two sections we envisage computing the dot product of two vectors in a massive digit-pipelined mode.

The dot product C of two vectors,  $A = \{a_1, \ldots, a_n\}$  and  $B = \{b_1, \ldots, b_n\}$ , is given by:

$$
C = \sum_{i=1}^{n} a_i b_i \tag{1}
$$

The rst fast mode of computation arises immediately compute the products in parallel rst- and after use adders to perform operations of reduction following a divide-and-conquer technique. See figure 4. The resulting  $dataflow$  graph is a complete binary tree, CBT for short, with  $[log_2 n] + 1$ levels

We can also try to compute dot product by cumulative multiplications (see figure 4): we compute the rst product This result is added then- to the next using an adder and so on until the nal result is reached. The  $D$ FG resulting is a linear array of operators ( $LA$ )  $\tilde{ }$  .

 $^{\circ}$  The graph can be defined also as a strictly binary tree with  $n$  levels.



Figure 4: Two resulting graphs for dot product computation

Three cases arise when the dot product is performed in digit on-line mode

- $\bullet$  The number of arithmetic units is greater than the number of operations to perform and a  $\phantom{1}$ minimum delay is obtained
- $\bullet$  The number of arithmetic units is less than the number of operations to perform but, reusing the idea operators- it is possible to compute with minimum delay.
- $\bullet$  The number of arithmetic units is less than the number of operations to perform and though the energy presented are reused as soon as soon possible-possible-possible-to-compute-computer with minimum co delay

Note that in the last two cases a scheduling policy must be used

## $5.1$  Computing dot products with a number of aus larger or equal than n

with multiple multiple  $\alpha$  and assuming that any communication has a delay of -  $\alpha$ that the minimum delay for computing a dot product using the divide-and-conquer technique (see fig. 4) is:

$$
\delta_{CBT} = \delta_{mul} + (\delta_{add} + 1) \log_2 n = 6 + 4 \log_2 n \tag{2}
$$

Similarly- the minimum on-line delay for the computation of the dot product using cumulative multiplications is

$$
\delta_{CM} = \delta_{mul} + (\delta_{add} + 1)n = 6 + 4n \tag{3}
$$

As we stated the two cases above are not *realistics*.

#### $5.2$ Reusing the aus to compute with minimum delay

The problem of reusing operators is unavoidable in a *real machine* where the number of them cannot be grown indenitely However- it is possible to reuse the aus to obtain a minimum delay

On a not digit on-line computer- i e it receives all digits of the operands in parallel- reusing is simple. For the complete binary tree this can be achieved with  $n\div 2$  adders and  $n$  multipliers.

In a similar way it is possible to reduce the number of operators to compute in digit on-line mode But- here the situation is more complex because as the numbers are transmitted serially- digit by digit-predecessor operators may be computing the last or some middle digits of the result number of whose other digits are being consumed by the successor nodes-predecessors cannot below the predecessors can reused until them have produced the last digit of the result A similar situation occurs in the LA of operators

We will present first the case for the complete binary tree graph and after the case for the linear array of operators

## 5.2.1 Reusing aus in the tree

It is not possible to reach the minimum CBT without using <sup>n</sup> multipliers The problem is to know how many adders are necessary to compute with minimum delay having n multipliers. We note  $u_i$ as the level on the CBT of operators the multipliers are at level - and L- the number of digits used to code the numbers. It is possible to reuse only the first level of adders. The beginning and ending time of additional tendaries the multipliers tendent of and multipliers the multipliers tendent of the multipliers tendent of the multipliers tendaries of the multipliers tendaries of the multipliers tendent of the

$$
t \, b \, e \, g_m = 0 \tag{4}
$$

$$
tend_m = \delta_{mul} + L - 1 = 5 + L \tag{5}
$$

$$
t \log a = (u_i - 2)\delta_{add} + \delta_{mul} + u_i - 1 = 4u_i - 1 \tag{6}
$$

$$
tend_a = tbeg_a + \delta_{add} + L - 1 = 4u_i + 1 + L \tag{7}
$$

The adders that have not begun their first digit computation when the ones at the second level of the CBT have the CBT

$$
u_j \ge \lceil (11 + L) \div 4 \rceil \tag{8}
$$

For example- if L and n - the number of adders saved by reusing is only For CBTsearching for the minimum digit on-line delay is not realistic

## 5.2.2 Reusing aus in the linear array

If we enumerate the adders of the LA from the left to right as  $a_0, \ldots, a_n$  and the multipliers as  $m_0$  $\tilde{}$ and m-compute the beginning and end of the beginning and end of the beginning time of the operators and end of following

$$
t \log_{ai} = \delta_{mul} + 1 + (\delta_{add} + 1)i = 7 + 4i \tag{9}
$$

$$
tend_{ai} = tbeg_{ai} + \delta_{add} + L - 1 = 9 + 4i + L \tag{10}
$$

$$
t \log_{mi} = t \log_{ai} - \delta_{mul} - 1 = 4i \tag{11}
$$

$$
tend_{mi} = tbeg_{ai} + L - 2 = 5 + 4i + L \tag{12}
$$

 $(13)$ 

 $\mathcal{L}_\text{L}$  the reused at time tendance for time tendance for the reused at time tendance for the set of the the adders whose beginning time are greater or equal than  $t \log r_e$ .

$$
tbe g_{rea} \ge 10 + L
$$
  

$$
7 + 4i \ge 10 + L \Rightarrow i \ge [(3 + L) \div 4]
$$
 (14)

We note that  $i$  is the subindex that identifies each adder. For the other aus the situation is similar. These results indicate that computation of dot product with minimum delay can be performed by using a number of operators which depends only on the length of the format of the number L- and not on the number of products- n

Table 1 summarizes the number of operators required to compute with minimum delay as function of the number of digits used to represent the numbers (for adders,  $[(3+L)\div 4]+1$  and for multipliers,  $[(6+L)-4]+1$ .



Table 1: Number of operators to compute with CM technique with minimum delay

## $5.2.3$  A first comparison between the techniques and networks

The CM technique permits the computation of dot product with a number of aus that is independent of the number of products to be performed. This contrasts with the divide-and-conquer technique where the length of operation depends on both-dimension on both-dimension of the dot operation of the dot the do product n

It is true that the digit on-line delay of the LA is greater than the delay using the divideandconquer technique but it is interesting to investigate what will happen in a real-world situation- where the number of operators will be limited. In the next sections we will show that the advantages of computing with the divide-and-conquer method may vanish when the number of operators is limited and the number of digits to represent the numbers increases

Moreover- it is easy to see that as the operators must be reused- the computation of dot products by using cumulative multiplications can be performed on a ring of operators instead of on a LA That is- the output of the last adder of the computation is feedback to one of the inputs of the rst adder. See figure 5. From now we suppose that the computation of dot products using cumulative multiplications will be performed on a ring of aus Note also that the will also that the quele continuity of suggests immediately to use a set of  $CBT$  interconnected aus.



Figure 5: Computing dot-product using a ring of operators

#### $5.3$ Computing dot product with a greater delay than the minimum

We suppose now that we have less aus than necessary to compute with minimum delay. To compute the dot-product we adopt a two phases scheduling algorithm. The first phase is the assignment of a priority number for each task. Priorities are in decreasing order. The second phase schedules the tasks according to their priority number and the number of available aus As there are two types of aus- adders and multipliers- the scheduling can be performed independently and in parallel for each type. We will present this scheduling algorithm with more details in section 7.3. Let us present first the host computer where the scheduling algorithm and the dot product were performed

## 6 Parallel simulation and the host machine

We use discreteevent parallel simulation - - - - - - - -- - - in our worker in the discrete approach to system simulation- simulation- simulation- supersection- a series of th of discrete changes or events at specific instants of time. In our case the events are the input and output of digital of the distribution

MasPar MP- the host computer of the simulation is a SIMD massively parallel computer - In MP all processors change state in a simple- predictable fashion The parallelism in MasPar is achieved from the execution of single operation simultaneously across a large set of data. In MP-1, it is easy to determine the program state- because all processes are either active or inactive and the full synchronization guarantees that the value each processor retrieves is correct.

The processors (PEs) are interconnected by an xnet toroidal neighborhood mesh and a global multistage crossbar router network The programming language used is MPL- a superset of C that includes commands for the data-parallel programming mode.

The key idea to simulate several aus on MP is to map to several PEs- several aus processes It is possible to map several aus of the same or dierent types to each PE- but all the processors would simultaneously simulated that since  $\alpha_i$  parameters the same of order than the single since  $\alpha$ 

## $\overline{7}$ Description of the performed simulation

We have performed both the scheduling algorithm and the computations of dot-product using the parallel facilities of MP

The simulation can be viewed as a finite succession of two different steps: *computation* and *communi*cation in factor and at the dataparallel programming model of Massachusetts of problems of a problems of the M between the different arithmetic units are easily solved. The computations are performed in one type of operator at a time Static or dynamic scheduling may be applied to our problem We use dynamic scheduling As the digit on-line delay of the adders and multipliers is xed static scheduling seems model motivation at most an any on-arithmetic of computation there are some are some arithmetic. operations as the division that cannot be computed with a constant digit on-line delay and conse quently the static static model in both cases of the results will be static model in a static model will be identical.

Some other features of the simulation are

- $\bullet$  -the event list is partitioned or distributed on the PEs. In fact, each PE has a variable called  $\blacksquare$  $(priority)$  that contains its priority relatively to the other tasks of the same type.
- $\bullet$  It exist a *qiobal counter* for counting the number of cycles used to perform the computations  $\hspace{0.1mm}$ and *local counters* to describe the state of the operator. The local counters are used to control the computational progress on the node they belong to The global and local counters always progress forward
- $\bullet$  The time is advanced according to the production of the next event. That is, after one step of computation and communication-is increment in one unit in one unit which
- $\bullet$  -Using the data-parallel paradigm it is guaranteed that the simulated computation time of each  $\bullet$ no de that produces output digit- is less than the virtual or simulated receive time of the node that consumes the output digit

### 7.1 Simulation of the fully-digit on-line floating-point operators

Each node of the simulated DFG performs its discrete-event simulation by repeatedly processing the inputs- performing some computation and outputting its results In our simulation a BS digit is represented by two bits. The floating-point BS format chosen may have from  $54$  to  $1014$  digits for

the mantissa and from 10 to 16 digits for the exponent. Control of each arithmetic unit process is assumed by a status variable. The process works like a *qlobal* automaton which controls *local* ones ( maximum- overow detector and pseudonormalizer- etc and circuits serial adder and incrementer $etc$ )[7].

### $7.2$ Mappings

It is necessary to map the tree  $[15]$  and the linear array of operators on the mesh of MP-1. The mappings of the tree and of the linear array of processors  $DFGs$  for a 128-multiplications dot product are shown in the shown in the shown in the second state of the state of the state of the state of the state of



Figure 6: Mapping of a 128-products tree on a mesh



Figure 7: Mapping of a 128-products linear array on a mesh

## The simulation of the interconnection network

From figures 6 and 7 we see that the communication distances are short. In order to take advantages of this- the networks are simulated using the static mappings

With this mode of simulation we will activate a number of operators less than or equal to the number of available operators The result is that the communication distances will be kept short and the computation will be performed fast

Note also that at this level of abstraction the simulation of the linear array of operators and the ring are equivalent

#### 7.3 The scheduling algorithm and its simulation

From now- the terms task and node will be used as synonymous A ag will be used to indicate when an operator has been scheduled. Counter C will store the number of iterations of the algorithm. An information table will contain the beginning and ending time of computation for each operator in

the computation ( $t_{\emph{beal}}, t_{\emph{end}}$ ). If the two predecessors of a node have produced valid digits  $\tilde{\ }$  , then we will say that the node is ready.

We present the scheduling algorithm applied to the CBT. The case for the LA of operators is similar. The algorithm can be stated as follows

- Assigns priorities to the nodes that represent the additions from one side to the other of the  $CBT$  beginning at the first level of adders and ending at the level of the root. The node with  $\sigma$  priority has the highest priority and the node  $n = 1$  the lowest one. In a similar way, assign priorities to the the nodes that represent the multiplications
- 2. Set counter  $C$  to zero.
- As long as there are nodes to be scheduled- do the following
	- (a) For each type of task determine the number of ready nodes. Scheduled the maximum number of ready tasks according to the number of available operators of the type
	- $\alpha$  set in the arithmetic units selected in the arithmetic units selected in the last item-  $\alpha$  itemsvalue of C Computer for the model its tend to  $\alpha$
	- $(c)$  Wait computations of the cycle to be performed.
	- are control to the group of available operators- which whose which is computation have  $\sim$ expired
	- (e) Increment  $C$ .
- End

As one of the inputs of an operator may be delayed in relation to the other- a synchronization must be provided. Latches are used to delay the input that is ready first.

The scheduling algorithm was performed using MPL and the parallel facilities of MP-1. The scheduling were performed in a type of operator at a time- but using dataparallel statements

## 8 Performance of the techniques and networks

In order to compare the networks we adopt the following measures of performance

- 1. Number of cycles means the number of necessary cycles to perform the computations. In fact the number of cycles is equal to the digit on-line delay length of the operands
- 2. The speed-up of computing with  $n$  operators of each type is defined as the ratio of the number of necessary cycles to compute with 1 operator of each type and the number of necessary cycles to compute with  $n$  operators of each type.
- 3. Efficiency is the ratio of the speed-up and the number of operators used.

Finally- traces show how the utilization of the dierent operators along the time are

 $^\circ$ first outputs differents from UU

#### 8.1 Number of cycles to perform computations

the structure is not and and show that when the structure of the number of the dots in the dots of the structure cumulative multiplications technique when performed on the ring has performances comparable to those of the binary tree When the number of available operators begins to increase- the performance of the binary tree- as can be expected- begins to be better



Figure 8: Number of cycles needed to perform a 256-elements dot product with  $L = 64$ 



Figure 9: Number of cycles needed to perform a 256-elements dot product with  $L = 256$ 

### 8.2 Speed-up

The figures 10 and 11 show the speed-up obtained for the tree and the ring respectively. In the tree the speed-up is better when the number of aus is a power of 2. For the ring the speed-up reaches a maximum value relatively fast



Figure 10: Speed-up on the tree for a 256-element dot product



Figure 11: Speed-up on the ring for a 256-element dot product

### 8.3 Efficiency

In the tree  $(f_1 g_1, 12)$  the efficiency is better when the number of aus is a power of 2. The efficiency for the ring is self explanatory (see fig  $13$ ).



Figure 12: Efficiency on the tree for a 256-element dot product



Figure 13: Efficiency on the ring for a 256-element dot product

#### 8.4 Traces of adders and multipliers

From gure - we see that the peak value of the adders used for the tree is reached a number of times equal to the filter of n the dimension of the dot product-product- available available australiable For the ring (figs. 16 and 17) the maximum number of multipliers and adders is reached fast and maintained practically constant until the end of computation



Figure 14: Traces of utilization of multipliers on the tree for a 256-elements dot product with  $L =$ 64



Figure 15: Trace of utilization of adders on the tree for a 256-elements dot product with  $L = 64$ 



Figure 16: Traces of utilization of multipliers on the ring for a 256-elements dot product with  $L =$ 64



Figure 17: Traces of utilization of adders on the ring for a 256-elements dot product with  $L = 64$ 

### 9 Concluding remarks and future work

Here we have described a heterogeneous computer made up of digit on-line adders and multipliers working on the dot product problem. We have described the simulation of the machine on a massively parallel computer- the MasPar Medical computer-  $\mathbf{f}_\text{max}$  and  $\mathbf{f}_\text{max}$  and  $\mathbf{f}_\text{max}$ 

The main conclusion is that- due to the natural pipeline at digit level in digit on-line mode- linear arrays have performances very near of binary trees when the dimension of the problem is large compared to the number of arithmetic operators. This phenomena is augmented by the fact that working at the digit level-dimensional is the problem is the product of the number of the number and the length of the number Another interesting fact is the ability of a ring of digit on-line

arithmetic units that with a reasonable number of the matrix  $\mu$  perform high precision calculus with large numbers

Other numerical computations are under study This includes polynomial evaluation and the Gauss elimination algorithm to solve linear equations

We are working in a project to simulate and to build a digit on-line machine called CARESSE- the french abbreviation of Serial Redundant Scientic Computer- that will made of heterogeneous digit on-line arithmetic units A VLSI prototype of the multiplier has been projected and tested

## References

- [1] A. Avizienis. Signed-digit number representations for fast parallel arithmetic. IRE Transactions on externe computers, extra set the text extern
- [2] J.C. Bajard. Evaluation de fonctions dans des Systémes Redondantes d'ecriture des Nombres. PhD thesis- Ecole Normale Superieure de Lyon- February
- [3] J.C. Bajard and J.M. Muller. On-line power series. In International Conference on Signal Processing Applications and Technology Boston USA -
- [4] J. Bezivin and H.Imbert. Adapting a simulation language to a distributed environment. In  $3rd$ International conference on distributed computing system- pages IEEE-
- , and matrix multiplication on simplication on the multiplication on simulation on simulation on simulation on computers SIAM Journal of Matrix Anal
 Appl
- - January
- , , and M YU A novel and M YU A novel algorithm for discrete algorithm for discrete simulation in the main  $\sim$ compared pages so in the set
- $[7]$  J. Duprat and M. Fiallos. On the simulation of pipelining of fully digit on-line floating-point adder networks on massively parallel computers. In Second Joint Conference on Vector and Paral letters in Computer Science-In Computer Science In Computer Science (Pages In Computer Science In Computer 1992.
- J Duprat- M Fiallos- J M Muller- and H J Yeh Delays of online oatingpoint operators in borrow save notation In Algorithms and Paral lel VLSI Architectures II- pages Noth Holland-Barbara and Holland-Barbara and Holland-Barbara and Holland-Barbara and Holland-Barbara and Holland-Ba
- , and and in the state operators for radial some and and include the computation and and recording the computation tions. Journal of Parallel and Distributed Computing. To Appear.
- , and the control of the control continues in SPIE-In SPIE-In September 1989, where the second signal time Sig Processing VII- pages pp -
- [11] M.D. Ercegovac and K.S Trivedi. On-line algorithms for division and multiplication. IEEE **Transferred Formit computer**
- , and the contract structure of a distributed simulation of a distributed system In a distributed simulation o International conference on distributed computing systems- pages IEEE-
- R Fujimoto Parallel discrete event simulation Communications of the ACM- -October 1990.
- A Guyot- Y Herreros- and J M Muller Janus- an online multiplierdivider for manipulating large numbers In th Symposium on Computer Arithmetic- pages IEEE Computer Society Press-
- [15] E. Horowitz and A. Zorat. The binary tree as an interconnection network: Applications to multiprocessor systems and various computers on and computers- on Computers- and Property and Property and 1981.
- [16] K. Hwang and Y. Cheng. Partitioned matrix algorithms for vlsi arithmetic systems. IEEE - computers on computers, computers-produced and computers-
- [17]  $H. V. Jagadish and T. Kailath. A family of new efficient arrays for matrix multiplication. *IEEE*$ **Transactions on computers, outputs** and the computers of the computers of the computer of the computer of the co
- [18] D.R. Jefferson. Virtual time. ACM Transactions on Programming Languages and Systems, - July
- J P Katoen Simulation of doom- a loosely coupled multiprocessor system Masters thesis-Computer Science Department of the University of Twente- November
- , and E Manning Distributed simulation and E Manning and E Manning a network of products and products and prod cessors computer areas from your computer of the
- c and L Ni Pipeline and L Ni Pipeline and Part in Algorithms Part III algorithms Part in the Part in the Part I Transactions on Paral lel and Distributed Systems- - October
- <u>restants and Line-international algorithms and modeline algorithms Part is and modeling</u> IEEE Transactions on Paral lel and Distributed Systems- - October
- [23] Andrewas Knoefl. Fast hardware units for the computation of accurate dot products. In P Kornerup and D Matula- editors- th Symposium on Computer Arithmetic IEEE- IEEE Computer Society Press- June
- L Lamport Time- clocks- and the ordering of events in a distributed system Communications of the ACM- - July
- , and the computer computer computer computer and application and application and  $\alpha$  , and a station and application  $\alpha$ 1991.
- , and the matrix of the Distributed distributed distributed and the surveys-computer significant simulation of
- [27] Jean-Michel Muller and Philippe Francois. Faut-il faire confiance aux ordinateurs? Rapport de recherche- , man executer de la merchanica que la democratique- , mente , mensure , mensure , and a
- JM Muller Arithmetique des Ordinateurs Masson-
- [29] J. Nickolls. The design of the maspar mp-1: A cost effective massively parallel computer. In ieee in the spring of the s
- S K Reinhardt- M D Hill- J R Larus- A Lebecks- J C Lewis- and D A Wood The win sconsin wind tunnel virtual prototyping of parallel computers In a set of parallel computers In the parallel computers In the parallel computers In the parallel computer In the parallel computers In the parallel computers **Conference in the conference of the con**
- [31] T. R. Stiemerling. Design and Simulation of an MIMD Shared memory multiprocessor with interleaved instruction streams PhD thesis- Department of Computer Science- University of Edinburgh- November
- line are are all on the arithmetic and the Algorithms for Eliteration Photon Phase are algorithmetic and the s Science Department- UCLA-