A. Darte, G. A. Silber, and F. Vivien, Combining retiming and scheduling techniques for loop parallelisation and loop tiling, 1996.

A. Darte and F. Vivien, Optimal ne and medium grain parallelism detection in polyhedral reduced dependence graphs, International Journal of Parallel Programming, vol.25, issue.6, pp.447-496, 1997.

D. De-werra, Math ematiques. Presses polytechniques romandes, 1990.

M. R. Garey and D. S. Johnson, A Guide to the Theory of

W. H. , Freeman and company, pp.1-9

M. Gondran and M. Minoux, Graphes et algorithmes, v olume 37 of Collection de la direction des etudes et recherches d, 1985.

C. E. Leiserson and J. B. Saxe, Retiming Synchronous Circuitry, Algorithmica, vol.6, pp.5-35, 1991.

N. Maheshwari and S. Sapatnekar, EEcient Retiming of Large Circuits. IEEE Transactions on very large scale integration (VLSI) systems, vol.6, pp.74-83, 1998.

N. L. Passos, E. , and H. Sha, Achieving Full Parallelism Using Multidimensional Retiming, IEEE Transaction on Parallel and Distributed Systems, vol.7, issue.11, pp.1150-1163, 1996.

F. and J. Cortadella, RCLP : A Novel Approach for Resource-Constrained Loop Pipelining, 1993.