

A digit-serial divider for fine grain heterogeneous parallel-pipelined processing

Mario Fiallos-Aguilar, Jean Duprat

To cite this version:

Mario Fiallos-Aguilar, Jean Duprat. A digit-serial divider for fine grain heterogeneous parallelpipelined processing. [Research Report] LIP RR-1993-26, Laboratoire de l'informatique du parallélisme. 1993, 2+11p. hal-02102017

HAL Id: hal-02102017 <https://hal-lara.archives-ouvertes.fr/hal-02102017>

Submitted on 17 Apr 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Laboratoire de l'Informatique du Parallélisme

Ecole Normale Supérieure de Lyon Unité de recherche associée au CNRS n°1398

A digit-serial divider for fine grain heterogeneous parallel-pipelined processing

Mario Fiallos Aguilar Jean Duprat septembre 1993

Research Report N= 93-20

Ecole Normale Supérieure de Lyon 46, Allée d'Italie, 69364 Lyon Cedex 07, France, Téléphone : + 33 72 72 80 00; Télécopieur : + 33 72 72 80 80; Adresses électroniques : lip@frensl61.bitnet; lip@lip.ens−lyon.fr (uucp).

A digit-serial divider for fine grain heterogeneous parallel-pipelined processing

Mario Fiallos Aguilar Jean Duprat

septembre 1993

We design a new radix digit online i-e- serial most signicant digit rst floating-point divider which performs its arithmetic operation in digit on-line mode both for the exponent and the mantissacre mantissadiscrete-event simulations of the circuit on a memory-distributed massively parallel computer-

Keywords: fine grain parallelisme, heterogeneous processing, digit on-line computation.

Résumé

ce decrit decrit und divise de la digital en vregule ottante fonctionale contra base - Lexikon mulations parallèles d'évènements discrets du circuit ont eté effectuées sur une machine parallèle à mémoire distribuée.

Mots-cles parallelisme a ganularite ne calcul heterogene calcul enligne-

A digit-serial divider for fine grain heterogeneous parallel-pipelined processing*

Mario Fiallos Aguilar[†] and Jean Duprat Laboratoire de l'Informatique du Parallélisme (LIP) Ecole Normale Supérieure de Lyon.  Allee dItalie - Lyon cedex
 France mallon and the control of t

Résumé

We design a hew fauly Δ *utuu on-unc* (f.e., serial, most significant digit mist) houtingpoint divider which performs its arithmetic operation in digit online mode both for the exponent and the mantissa- We have performed parallel discreteevent simulations ofthe circuit on a memory-distributed massively parallel computer.

$\mathbf{1}$ Introduction

On-line arithmetic is a radical departure from conventional techniques for performing scientic computations - In such arithmetic the digits circulate serially most signi cant digit rst- Since in classical i-e- non redundant number systems carries are propa gated from the least significant digit to the most significant one, $\frac{digit}{}$ on-line computations are not possible in these systems- Then we need to use a redundant number system which enables carry notations-we use the BS α is the BS α is the BS α is the BS α is the BS α a special bit-level implementation of the binary signed-digit representation $[1]$.

The *digit on-line* arithmetic operators are characterized by their *delay*, that is the number such that produced from the result are deduced from produced from p μ , a supplies of the input operation of the input operation successive *digit on-line* operations are performed in digit pipelined mode, the resulting delay will be the sum of the individual delays of operations and communications and the computation of angle manner-or jobs can be executed in an executive manner-or manner-or will be a assume that any communication has a delay of 1.

As we can see from figure 1, the computations in *digit on-line* mode can be described as a dataow graph DFG- These graphs consist of nodes which indicate operations executed on arithmetic units, and edges from one node to another node, which indicate the flow of data between them- A nodal operation can be executed only when the required information a digit from all the input edges is received- Typically a nodal operation requires one or two operands and produces one result-and the node the node and the node has been and the computations of

^{*.} This work is part of a project called CARESSE which is partially supported by the "PRC Architectures" Nouvelles de Machine of the French Minist-ere de la Recherche et de la Technologie and the Centre National de la Recherche Scientique

[†]. Supported by CNPq and Universidade Federal do Ceará, Brazil.

related to the input digits inside the arithmetic unit performed i-e- the node has red the output digit is passed to the destination is all nodes-process is repeated units all nodes is have been activated and the nal result obtained- Of course more than one node can be -red simultaneously-

In this paper, we deal with the *digit on-line* floating-point implementation of the division.

 \bf{r} is a \bf{r} below to be proportionally the angles only three arithmetics of \bf{r}

We shall assume that both the exponents and the mantissas of numbers circulate in $\frac{diq}{dt}$ online mode and are represented in the BS system- We have already introduced digit online oatingpoint adders and multipliers - Recently Tu has studied oatingpoint implementations of *digit on-line* operators, but in a slightly different manner: he assumes that the exponents enter the operators in parallel-

$\overline{2}$ The BS notation and the number format

$2.1\,$ The BS notation

An interesting implementation of a radix-2 carry-free redundant system is Borrow Save notation, B S for short. In B S, the i^{α} digit x_i of a number x is represented by two bits x_i and x_i with $x_i = x_i - x_i$. Then 0 has two representations, (0.0) and (1.1). The digit 1 is represented by (1.0) and the digit -1 (01-1) by (0.1) . Csing the BS number system, the addition can be computed without carry propagation - Figure shows some elementary fixed-point BS circuits

2.2 Floating-point number format

A BS floating-point number X with n digits of mantissa and p digits of exponent is represented by $X = mx2^{ex}$, where $mx = \sum_{i=1}^{n} mx_i2^{-i}$ and $ex = \sum_{i=0}^{p-1} ex_i2^{i}$. In our system the exponents and the manufacture model with model on and the model model in products and require the

2.3 Pseudo-normalization

In classical binary floating-point representation, a number is said normalized if its mantissa belongs to - or - - Normalization of numbers leads to more accurate represen tations and consequently results-in \mathbf{I} representation to check if a number is normalized if a number is normali needs sometimes the examination of all its digits- For this reason we adopt the concept of pseudonormalized numbers-seudonormalized in said pseudonormalized in said pseudonormalized its mantissa provin

 \mathbf{r} is a some elementary pack point BS cheater

fig. **The BS powering point for mate**

- or - - It is easier and faster to ensure that a number is pseudonormalized it suces to forbid a mantissa beginning by or - This pseudonormalization is performed in two steps

- A four state automaton examines two consecutives digits and transforms the couples $(1\bar{1})$ and $(\bar{1}1)$ into $(0\bar{1})$ and $(0\bar{1})$ respectively and leaves the other couples unchanged. We call this operation an atomic pseudonormalization- This automaton is shown in figure 4 .
- The second step consists in counting the zeroes generated by the previous computation and adding the same quantity to the exponent.

The divider could have a smaller delay if the divisor is guaranteed to be pseudo-normalized. In this case the output of all arithmetic operators (adders, multipliers, dividers, etc), must be pseudo-normalized.

But, as our principal goal is to perform computations in digit-level pipelined mode, it is preferable to pseudo-normalizer the inputs of the divider internally.

Note that the rst solution makes the subtraction a variable delay operation- The second ones make the divider more complex, but allows the adders to have a fix $\text{d}\hat{q}\hat{u}$ on-line delay. This last solution is preferable because the division is less frequent than the addition is

 \mathbf{r} is a \mathbf{r} -the automator of the pseudonormalizer

scientific computation.

-The digit on-line algorithm

The *digit on-line* floating-point division algorithm performs three operations: exponents calculation mantistration centricity and calculation-to-calculation-to-calculation- performation- is performed the exponent and the manufacture mantissa- $\frac{1}{2}$ and $\frac{1}{2}$ are $\frac{1}{2}$. The manufacture is based on $\frac{1}{2}$ the algorithm presented in \mathbb{L} -contribution in \mathbb{L} -contribution in \mathbb{L}

3.1 The algorithm

We want to compute $Q = A/T$ with $A = mxZ$, $T = myZ$, $Q = myZ$ and

$$
1/4 \le my < 1
$$

$$
|mx| \le my
$$

We will see how to deal with the cases of $mx > my$ and negative divisor mantissa in the next sections-with a stated as follows-with a stated as follows-with a stated as follows-with a stated as follows-

Algorithm Digit on-line division algorithm

Step 1 (Exponent computation)

1. Compute the subtraction of the exponents but its tast two aiguts. $e_{q_{p-1}}, \cdots, e_{q_2}.$

Step 2 (Mantissas shifting and exponent computation)

- 1. $MY_0 = \sum_{i=1}^{9} my_i 2^{-i};$ i-
- 2. $A_0 = \sum_{i=1}^{3} mx_i 2^{-i};$
- 3. if MY_{0} $< 1/2$ then $MY_{0} = 2 \times MY_{0}$; else $MY_{0} = MY_{0}$;
- 4. if $(|A_0^{''}|+1/32 \geq MY_0-1/32)$ then $A_0^{'}=A_0^{''}/2;$ else $A_0^{'}=A_0^{''};$

5. if $A_0=A_0/2$ then increment eq and compute $eq_1;$ 6. if $(|A_0|+1/32 \geq MY_0-1/32)$ then $A_0=A_0/2;$ else $A_0=A_0;$ 7. if $A_0=A_0/2$ or $MY_0=2\times MY_0$ then increment eq and compute $eq_0;$

Step 3 (Mantissa computation)

1. for
$$
(j = 0; j \le n - 1)
$$

\n{
\n1.1 if $A_j \ge 1/8$ then $mq_{j+1} = 1$;
\nelse if $A_j \le -1/8$ then $mq_{j+1} = -1$;
\nelse $mq_{j+1} = 0$;
\n1.2 if $MY'_0 < 1/2$ then
\n{
\n- $MY_{j+1} = MY_j + my_{j+6}2^{-j-5}$;
\n- $A_{j+1} = 2A_j + mx_{j+6}2^{-5} - mq_{j+1}MY_{j+1} - Q_j my_{j+6}2^{-4}$;
\n}
\nelse
\n{
\n- $MY_{j+1} = MY_j + my_{j+6}2^{-j-6}$;
\n- $A_{j+1} = 2A_j + mx_{j+6}2^{-5} - mq_{j+1}MY_{j+1} - Q_j my_{j+6}2^{-5}$;
\n}
\n1.3 $Q_{j+1} = Q_j + mq_{j+1}2^{-j-1}$;
\n}

3.2 Proof of correctness

It is obvious that the computation of the exponent of the result is correct- On the other hand for the mantissas alignment and computation the situation is more complex- Let us explain this.

3.2.1 Mantissas shifting

We show why it may be necessary to shift A_0 and A_0 one time each.

According to the algorithm it must be guaranteed that $|m_x| \le m_y$. Then, as the shift must be performed with only 5 digits of each mantissa, we may have the following situations:

- $\text{ If } M Y_0^{'} \geq 1/2, \frac{|A_0^{-}|}{M Y_0} = \frac{0.11111}{0.10000} \text{ and, } \frac{m x}{m y} \text{ may be equal to } \frac{0.11111 \cdots \infty}{0.100001 \cdots \infty}. \text{ A s}$ $-0.100001 \cdots \infty$ But as $\frac{M_{Y_0}}{MY_0} = \frac{0.10000}{0.10000}$ another shift is necessary and then, $\frac{150}{MY_0} = \frac{0.80111}{0.10000}$. With this, it is guaranteed that $|m_x| \leq m_y$. -
- If $MY_0' < 1/2$ then, MY_0' is shifted of one position. The worst case is: $\frac{|A_0^-|}{MY_0} = \frac{0.11111}{1.0111}$ Then, it is enough to shift A_0 one position to guaranteed that $|m_x| \le m_y$. With this $MY/2 \ge 15/64$. Where, MY is the mantissa of the divider.

Then, the exponent must be augmented in $0, 1$ or 2 .

3.2.2 Mantissa computation

To perform the division correctly the values of T algorithm correctly the algorithm Ω must be compatible with the Robertson state with the Robertson \mathbb{F}_2 are \mathbb{F}_2 and \mathbb{F}_3

- 1. If $M \Lambda_i \leq -M \frac{1}{2}$ then $m q_{i+1} = 1$.
- 2. if $-MY/2 \leq MX_i < 0$ then $mq_{i+1} = 1$ or $mq_{i+1} = 0$.
- if MXj then mqj- or mqj- or mqj- -
- 4. if $0 < M X_i \leq M Y/2$ then $mq_{i+1} = 0$ or $mq_{i+1} = 1$.
- if My then more more more than \mathcal{U}

The two following equations may be easily proved by induction. If $MY_{0} \geq 1/2$:

$$
A_j = 2^j \left(\sum_{i=1}^{j+5} m x_i 2^{-i} - \left(\sum_{i=1}^j m q_i 2^{-i} \right) \left(\sum_{i=1}^{j+5} m y_i 2^{-i} \right) \right)
$$
 (1)

else if $MY_{\rm o} < 1/2$:

$$
A_j = 2^j \left(\sum_{i=1}^{j+5} m x_i 2^{-i} - \left(\sum_{i=1}^j m q_i 2^{-i} \right) \left(\sum_{i=1}^{j+5} m y_i 2^{-i+1} \right) \right)
$$
 (2)

 A_j can be expressed also as:

$$
A_j = 2^j \left(\sum_{i=1}^{j+5} m x_i 2^{-i} - \left(\sum_{i=1}^{j} m q_i 2^{-i} \right) M Y_j \right)
$$
 (3)

 MY_j is the shifted mantissa of the divisor at step j. We define a sequence as:

$$
\begin{cases}\nMX_0 = mx \\
MX_{j+1} = 2MX_j - mq_{j+1}MY\n\end{cases} \tag{4}
$$

We find that:

$$
MX_j = 2^j \left(\sum_{i=1}^n mx_i 2^{-i} - \left(\sum_{i=1}^j mq_i 2^{-i} \right) MY \right)
$$
 (5)

$$
MX_j - A_j = 2^j \left(\sum_{i=j+6}^n m x_i 2^{-i} - \left(\sum_{i=1}^j m q_i 2^{-i} \right) \left(MY - MY_j \right) \right)
$$
 (6)

As:

$$
MY_j = \left\{ \begin{array}{ll} \sum_{i=1}^{j+5} my_i 2^{-i} & \text{if } MY_0' \ge 1/2\\ \sum_{i=1}^{j+5} my_i 2^{-i+1} & \text{if } MY_0' < 1/2 \end{array} \right\} \tag{7}
$$

We have

$$
|MX_j - A_j| \le 2^j \left(\sum_{i=j+6}^n 2^{-i} + \left(\sum_{i=1}^j 2^{-i} \right) \left(|MY - MY_j| \right) \right) \tag{8}
$$

As:

$$
|MY - MY_j| \leq \left\{ \begin{array}{ll} 2^{-j}/32 & \text{if} MY_0' \geq 1/2 \\ 2^{-j}/16 & \text{if} MY_0' < 1/2 \end{array} \right\} \tag{9}
$$

Then

$$
|MX_j - A_j| \le 1/32 + 1/16 = 3/32\tag{10}
$$

According to step 3 of the algorithm:

- if $mq_{i+1} = 1$ then, $A_i \ge 1/8$. From equation 10 we find that if $A_i \ge 1/8$ then $M X_i \geq 1/32$. Robertson's conditions 4 and 5 are satisfied.
- Similarly, if $mq_{i+1} = 1$ then $A_i \leq 1/8$. Then, $M X_i \leq 1/32$. Robertson's conditions 1 and 2 are satisfied.
- if matrix is a set of the state of the set of the that is a set of the set of the set of the set of the set of 7/32 and as, $|MY|/2 \geq 15/64$ then, the Roberson's conditions 2, 3 and 4 are satisfied.

Hence, the algorithm computes the division correctly. However this algorithm can be improved- The sequence of tests

Test 1 (Test of A_i)

 $i=$ if $A_i \geq 1/8$ then $mq_{i+1}=1$ else if $A_i \leq -1/8$ then $mq_{i+1} = -1$ ϵ . ϵ ϵ ϵ ϵ ϵ ϵ

 Ω i-digital digits of Λ i-digital digital diagrams of Λ i-digital digital diagrams of Λ loss of time (the arithmetic operations on step 3 of the algorithm may be performed in parallel without carry propagation using the BS number system- Therefore this sequence of test is the most time computing part of the algorithms from the avoid the algorithmwe examine all the digits of A_i between the most significant one and the digit which power is 2^{-5} . Namely, $A^*_j = \sum_{i=0}^3 2^{-i} a_{j,i}^{-1}$. Then, the test will be performed on A^*_j instead of A_j as following

Test 2 (Test of A_i)

 $i=$ if $A_i^* \geq 1/8$ then mq_{j+1} else if $A^*_i\leq -1/8$ then $mq_{j+1}=-1$ \sim \sim \sim \sim \sim

The proof of the improved algorithm is similar to the previous one We obtain the obvious relation:

$$
|A_j - A_j^*| \le 1/32\tag{11}
$$

Then, according to the modified Step 3 of the algorithm:

- if $mq_{j+1} = 1$ then, $A_i^* \ge 1/8$. From equation 11 we find that if $A_i^* \ge 1/8$ then, $A_j \geq 3/32$ and from 10 we find that $MX_j \geq 0$.

^{1.} by now let us assume that A_i^* can be represented as a 6 digits expression.

- Similarly, if $mq_{j+1} = 1$ then, $A_i^* \leq 1/8$. Then, $A_j \leq 3/32$ and $MX_j \leq 0$.
- if $mq_{j+1} = 0$, then, $1/8 < A_j^* < 1/8$. As A_j^* is a multiple of 1/32, we have: $3/32 \leq$ $A_i^* \leq 3/32$. From equation 11 we find: $4/32 \leq A_i \leq 4/32$ and, from equation 10, we find that $7/32 \leq M X_i \leq 7/32$.

If the inputs of the floating-point divider are pseudo-normalized then its output is also pseudonormalized and the prove that is a contract that is a contract of the co

- If $MY_0 \ge 1/2$ then, the worst case is: $\frac{|A_1|}{Y} = \frac{0.101 \cdot 100}{0.1 \cdot 100} = \frac{1}{4}$ and the quotient is pseudonormalized.
- If $MY_0 < 1/2$ then the worst case is: $\frac{X_1}{Y} = \frac{0.101 \times 100}{1.00011 \times 100} = \frac{1}{4}$ $\frac{1}{1.00011\cdots\infty} = \frac{1}{4}$ and the quotient is pseudonormalized-

$\overline{\mathbf{4}}$ The architecture

The floating-point divider consists of several blocks (figure 5):

- A serial circuit to compute the difference between the exponents.
- $-$ A serial *augmenter* to increase the exponent by 0, 1 or 2.
- $-$ A serial automaton that computes the absolute value of Y.
- $-$ A serial overflow detector.
- A pseudo-normalizer, which ensures that $1/4 \leq Y < 1.$
- $-$ A serial shifter/synchronizer for the mantissas.
- A serial divider for the mantissas.

Fig. **c** Fig. on the powering point access.

The first two computations are performed with the circuits of figure 2.

The automaton that computes the absolute value of Y is shown in gure - The sign inverter changes the sign of the mantissa of the result if the state of the maximum value automaton is $\overline{1}$.

The detection of the overow is done at the overow is done at the incrementer-output of the incrementation of th

Fig The absolute value automaton

tries to find a representation of the exponent so that to have the carry digit equal to θ (in order to keep the p exponent of the format- Figure shows this automaton-

Fig The overow detector automaton

The shifter/synchronizer guarantees that if shifts have been performed, then the exponent is augmented and otherwise the exponent remains unchanged- We will explain with more detail the pseudo-normalizer, the shifter/synchronizer and the serial divider.

4.1 Pseudo-normalizer

The pseudonormalizer is shown in gure - The automaton is shown in gure - A binary counter stores the number that the exponent must be decreased- A zero tester is used to avoid the delay of the serial circuit when the subtraction of the exponents is not performed-The overow detector is similar to the ones shown in gure - The delay of the pseudo normalizer (δ_{pno}) is variable and depends on the degree of pseudo-normalization of the operations-independent and lbs the number of digits of the exponent and lbs the number of digits to \mathbf{H}

represent the floating-point number, then:

$$
le + 1 \le \delta_{pno} \le lbs + 1 \tag{12}
$$

Then the delay of the normalizer may be, in the worst case, as great as the length of the number representation plus at the international international input operation is already pseudoch normalized pno has its minimum value-shows and α is minimum value-shows and α

If the zero tester is not used a simplified design is obtained, but the minimum value of the active will be august that subtraction can be replaced also be replaced also by its parallel also parallel version.

 \blacksquare The pseudonormalizer

FIG. $9 -$ Example of the internal synchronization on the pseudo-normalizer $(my =$ $0.0010...$

4.2 Shifting the mantissas

The circuit performs the comparisons of the mantissas. The comparison on $MY_{\rm o}$ is performed before the comparison with mx- A second comparison delays mx of or cycles if necessary- non- is lost but delayed-digit of material delayed-digital delayed-digital delayed-digital delayedperformed in one cycle-

4.3 The serial divider

 Ω is shown in gure Γ is shown in the term must be upper part of Γ Similarly the lower ones computes Qjmj- The BS fourinput parallel adder computes the

Fig. for the chical for shifting the manufacture

term aj - is made up with input BS parallel adder input BS parallel adders- is parallel parallel adder in proposed in the format control is very simple and requires only the test of the digit with power 2° . If the value of this digit is different form zero, then the digit with power 2° is inverted (remember, $|A_j|\leq 3/8$). This technique was originally proposed by Kla [8]:

- Let $Z = z_n \cdots z_1 z_0 \, z_{-1} z_{-k} = N z_1 z_0 \, K$ such that $|Z| \leq 1$. if $z_1 = 0 \Rightarrow Z = z_0.K$ else $Z = \overline{z}_0.K$

 \mathbf{r} is the serial dividence in the serial dividend \mathbf{r}

4.4 Internal synchronization of the floating-point divider

 \blacksquare The internal synchronization on the online producing point dividers.

As we can see from figure 12, the decision on augmenting or not the exponent can be taken when the incrementer \mathcal{U} are outputting, the first five digits of the mantissas are available, and then it is possible to subtract it is not because the exponent of the results in the results in the results of the results of the results interval values of the *digit on-line* delay of the floating-point divider (δ_{div}) :

$$
le + 7 \le \delta_{div} \le lbs + 7 \tag{13}
$$

Note that if the inputs are guaranteed to be pseudo-normalized, the delay of the divider would be 6.

$\overline{5}$ Conclusion

we have described a new radical digit online divider- we are united as variable unit that a variable $digit on-line$ delay which depends on the pseudo-normalization degree of the divisor.

This architecture is fully simulated using parallel discreteevent simulations- It works on MaPar MP-1, a memory-distributed massively parallel computer, where several operators work in parallel.

With this operator and the adders and multipliers already introduced, it is possible to perform in a digit-level pipelined mode, complex computations such as the Gauss elimination algorithm to solve linear equations.

We are working in a project to simulate and to build a *digit on-line* machine called CA RESSE, the french abbreviation of Serial Redundant Scientific Computer, that will made up of heterogeneous *digit on-line* arithmetic units.

Références

- A- Avizienis- Signeddigit number representations for fast parallel arithmetic- IRE Transactions on Electronic Computers, 10 :pp $389-400$, 1961 .
- , and more are networking the components of arithmetic units-arithmetic units-series to IEEE to IEEE to IEEE to IEEE the Symposium on Parallel and Symposium $Distributed\ Processing(SPDP93), 1993.$
- I-J- The simulation of the simulation of the simulation of pipelining of the simulation of the simulation of point adder networks on massively parallel computers- In Second Joint Conference on Vector and Parallel Processing, Lecture Notes in Computer Science, pages $707-712$. Springer-Verlag, September 1992.
- , a company mat and he and the many delays and the company of one of one of the second points. operators in borrow save notation- In Algorithms and Paral lel VLSI Architectures II pages - Nothing - No
- M-D- Ercegovac- Online arithmetic an overview- In SPIE editor SPIE Real Time $Signal Processing VII$, pages pp $86-93$, 1984.
- M-D- Ercegovac and K-S Trivedi- Online algorithms for division and multiplication-IEEE Trans. Comp., $C-26(7)$:pp $681-687$, 1977.
- A- Guyot Y- Herreros and J- M- Muller- Janus an online multiplier divider for manipulating manipulation and the Symposium on Computer Arithmetic pages in IEEE that the Symposium on Compute - IEEE Computer Society Press - IEEE Compu
- , a le commo execut a citative concert at main margine citative and securities and all common thesis and Ecole Normale Supérieure de Lyon, France, February 1993.
- J-M- Muller- Arithmetique des Ordinateurs- Masson -
- P- K- Tu- Online Arithmetic Algorithms for Ecient Implementation- PhD thesis Computer Science Department, UCLA, 1990.
- is a community of online division and many of online division unit-online and all controlline and all controllin compare arithmetic pages - - - - - - - - - - - - -
- , and it can be and the state of the normalization Δ . The normalization problem in the normalization of the state of the state of the arithmetic-independent computers computers computers computers computers computers computers computers computers \mathcal{L}_1