Procedure placement using temporal-ordering information: dealing with code size expansion

Thierry Bidault, Christophe Guillon, Florent Bouchez, Fabrice Rastello

To cite this version:

HAL Id: hal-02101989
https://hal-lara.archives-ouvertes.fr/hal-02101989
Submitted on 17 Apr 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Procedure placement using
temporal-ordering information:
dealing with code size expansion

Thierry Bidault,
Christophe Guillon,
Florent Bouchez
and Fabrice Rastello
Procedures placement using temporal-ordering information:
dealing with code size expansion

Thierry Bidault,
Christophe Guillon,
Florent Bouchez
and Fabrice Rastello

Avril 2004

Abstract

Instruction cache performance is one of the bottle-necks of processor performance. In this paper, we study the effects of procedure placement in memory on a direct-mapped instruction cache. These caches differ from associative memory caches by the fact that each address in the memory is assigned to one and only one address in the cache. This means that two procedures with addresses that share the same place in the cache, and that are called alternatively will create a conflict-miss: one will overwrite the other in the cache. The goal of procedure placement is to minimize these cache-misses. Pettis and Hansen give in [7] a greedy algorithm that doesn’t increase the code size. The Gloy and Smith algorithm [3] greatly decreases the number of cache-misses but authorizes gaps between procedures, hence it increases the code size. The latter comprises of two main stages: in the “cache-placement” phase, the procedures are given the location they will occupy in the instruction cache; in the “memory-placement” phase, procedures are placed in memory in such a way that code expansion is minimized, with the constraints of their cache placement. In this article, we prove the NP-completeness of the first stage, and the polynomiality of the second stage of [3]. Indeed, we show that our algorithm provides the optimal solution in a time complexity of $O(nL \log^*(L + n))$ where $n$ is the number of procedures, and $L$ the cache size. Thus nearly linear for a fixed cache size. We also provide an algorithm which, given the cache-placement, quickly returns an approximation of the code expansion. This makes the cache-placement stage take into consideration the final program size. Our modifications to the Gloy and Smith algorithm give on average a code size expansion of 8% over the original program size, while the initial algorithm gave an expansion of 177%. The cache miss reduction is nearly the same as the Gloy and Smith solution with 35% cache miss reduction.

Keywords: Instruction cache, code placement, code size, cache miss, min-matching, hamiltonian-path, profiling
Résumé

Cet article traite du problème de placement de procédures en mémoire pour optimiser l'utilisation d'un cache d'instructions “direct-mapped”. Ce type de mémoire cache se distingue des mémoires dites “associatives” par le fait qu'à chaque adresse de la mémoire est associée une unique adresse dans le cache. Ainsi, deux procédures dont les adresses mémoire partagent la même adresse dans le cache et appelées consécutivement créent un “conflic” ou “défaut de cache” : le code de la seconde va écraser le celui de la première. Le but du placement de procédures est de minimiser le nombre de défauts de cache. Pettis et Hansen ont donné dans [7] un algorithme glouton qui n'augmente pas la taille du code ; l'algorithme de Gloy et Smith [3] diminue de beaucoup le nombre de défauts de cache par rapport à [7] mais autorise l'existence de mémoire inutilisée entre les procédures, et donc augmente la taille du code. Ce dernier algorithme est constitué de deux parties principales : la première est une phase de placement dans le cache : chaque procédure se voit attribuer la place qu'elle occupera quand elle sera chargée dans le cache d'instructions ; la seconde partie est une phase de placement en mémoire : les procédures sont placées en mémoire en respectant les contraintes liées au placement dans le cache et de manière à minimiser l'expansion de code. Dans cet article, nous prouvons la NP-complétude de la première partie et la polynomialité de la seconde. En effet, nous exhibons un algorithme qui renvoie la solution optimale au problème de minimisation de l'expansion de code. Sa complexité en temps est en $O(nL \log^*(L + n))$ où $n$ est le nombre de procédures, et $L$ la taille du cache. L'algorithme est donc presque linéaire pour une taille de cache fixée. Nous donnons aussi un outil qui fournit rapidement une approximation de l'expansion de code qui résulte d'un placement dans le cache donné. Ceci permet de prendre en compte la taille finale du programme dans la phase de placement dans le cache. Les modifications apportées à l'algorithme de Gloy et Smith font que celui-ci augmente la taille du code d'environ 8% en moyenne, contre une expansion de code originale d'environ 177%. La réduction du nombre de défauts de cache est quasiment la même que dans l'algorithme original, environ 35% de conflits en moins.

Mots-clés: Cache d'instruction, placement de code, taille de code, défaut de cache, min-matching, chemin hamiltonien, profiling
1 Introduction

Instruction cache performance is one of the bottle-necks of processor performance. In this paper, we study the effects of procedure placement in memory on a direct-mapped instruction cache. An instruction cache is one of the levels of the memory hierarchy. When an instruction is not in the cache, it has to be fetched from a deeper level of the memory hierarchy, which consumes cycle and power. We worked on the instruction cache of the ST220 processor, which is a VLIW implementation of the LX/ST200 [1] family. This cache is direct-mapped. These caches differ from associative memory caches by the fact that each address in the memory is assigned to one and only one address in the cache: if \( L \) is the cache-size, the address number \( i \) in the cache can contain only the instructions whose memory address is \( kL + i \). The goal of procedure placement is to avoid setting at the same address modulo \( L \) two procedures that are often called together, because such configuration creates cache conflicts. Here, we focus on procedure placement that uses execution profile. An execution profile provides temporal-ordering information, which is important as shown in [3]. There are already several procedure placement algorithms in the literature, as enumerated below. However, the best techniques for reducing cache conflicts increase the global code size, which make themselves unusable in the embedded context. Taking into account code size expansion during procedure placement for conflict-miss minimization is the main goal of this paper.

State of the art of code layout Pettis and Hansen in [7] build a “call-graph” from the execution profile of a program where the vertices are the procedures of the program and the edges are weighted by the number of calls between procedures. From this call-graph their solution to the procedure placement uses a “closest is best” strategy. Two procedures which often call each other must have a different place in the cache. The idea is that this will be the case if they are put one next to the other in memory. Their algorithm is greedy on the call-graph: it chains the procedures linked by the heaviest edge and merges the corresponding vertices in the graph until all vertices have been merged. This solution is effective in reducing the cache conflicts when the size of the program remains reasonable compared to the size of the cache. An essential property of the Pettis and Hansen placement is that it does not incur code size expansion.

Hashemi, Kaeli and Calder in [4] also build a call-graph. The placement algorithm works with compounds that maintain set of procedures and for each procedure the set of unavailable cache location or “colors”. The algorithm merges compounds greedily in decreasing order of edge weights. When two compounds are merged, the unavailable set of colors is updated and some hole can be inserted between procedures when there are color conflicts. This more sophisticated placement algorithm leads to better results than [7] for reducing cache conflicts. On the other hand, the drawback compared to the Pettis and Hansen solution is that inserting holes leads to a code size expansion.

Kalamantianos and Kaeli in [5] build a “conflict miss graph” which modelizes better the interaction between procedures. The placement part is identical to [4]. This leads to better results than Hashemi et al. solution for reducing cache conflicts.

Gloy and Smith in [3] build a more detailed graph from an execution trace: the “temporal relationship graph” (TRG). The vertices are the procedures and if \( P \) and \( Q \) are two vertices, the edge \( (P, Q) \) is weighted by an approximation of the number of conflict cache misses between these procedures. The procedure placement algorithm is composed of two phases: first, the cache-relative placement of each procedure is determined. We call this phase cache-placement. The second phase performs the final layout of each procedure in memory constrained by the cache-placement. We call this phase memory-placement. These two phases are precisely described below. This solution is the most effective at reducing cache conflicts, however it results in an large code size expansion which make it unusable for embedded applications.

Our approach We implemented in our compiler toolchain the different solutions presented above and we made quantitative experiments that resulted in the following two statements. The Pettis and Hansen solution is the best trade-off between cache conflict reduction and code size expansion. The Gloy and Smith [3] solution outperforms the later in cache conflict reduction on
some applications. Thus, we decided to improve the procedure placement phase of the solution in [3] in order to reduce the code size expansion. We attack the problem on the two phases of their algorithm: the cache-placement phase and the memory-placement phase.

**The cache-placement problem** The cache-placement phase finds the cache-relative position of each procedure in order to minimize cache conflicts. Cache-relative position is the offset, in cache lines, of the beginning of the procedure from the beginning of the cache.

Our first contribution to this problem is to formalize it as the Min-Cache-Miss problem in section 2 and to prove that it is NP-complete in Appendix B.

The solution to this problem given in [3] is an heuristic solution which works well in practice. The algorithm processes the Temporal Relationship Graph (TRG), a previously computed call-graph enhanced with temporal information, in decreasing order of weight. It repeatedly merges the two nodes of the current maximum edge until no edges remain. A TRG node contains a set of procedures. For each of these procedures, the node holds its previously-computed node-relative cache offset. Initially a node contains only one procedure, whose node-relative offset is 0. So, when merging two nodes, a cache offset for the second node is computed, to minimize a metric between the sets of procedures of the first and second nodes: the all possible offsets are scanned, and the best one is kept. Once this offset is found, all the individual node-relative offsets of the procedures in the second node are shifted by this offset. This solution only focuses on reducing the cache conflicts. For instance, the TRG graph in Figure 1 could result in a large code size expansion whereas there exists a less consuming code size solution without increasing the miss rate. Our contribution to this solution is to make this phase sensitive to code size expansion. This is the goal of section 3.

**The memory-placement problem** The memory-placement phase finds the final procedure layout, i.e. the address in memory of each procedure, given the previously computed cache-placement offsets. In this final layout all procedures are placed in order to minimize the overall code size. The heuristic given in [3] is a greedy algorithm: the algorithm begins with a procedure with an offset of 0; once a procedure is placed, to find the next one, all procedures are scanned and the one having the nearest offset to the end of the already placed procedures is chosen. This algorithm is not optimal.

Our first contribution to this phase is to formally state this problem as the Min-String problem in section 2. Then we give an optimal solution to the problem, namely String-Merge in section 4, i.e. we guarantee that for the given cache-placement the code expansion of our memory placement is minimal. We also give in section 4 an efficient implementation of this String-Merge.

---

1 We can prove that it is optimal within an additive constant of 2L: the proof is similar to the proof of optimality of Matching-Greedy. There are examples where the bound $2L - 2$ is reached. Because our codes have a size of only few times the cache size, the code size expansion due to the use of the greedy algorithm can be consequent.
algorithm in time \( O(nL \log^*(L + n)) \) where \( n \) is the number of procedures and \( L \) the number of lines in the cache.

**Layout of the article** In section 2, we formally state the two problems introduced above: MIN-CACHE-MISS for the cache-placement phase and MIN-STRING for the memory-placement phase. In section 3, we give our solution to the cache-placement phase. In section 4, we give our solution to the memory-placement phase. In section 5, we give experimental results.

## 2 Statement of the problems

In this section we state formally the two problems MIN-CACHE-MISS and MIN-STRING. We also give some preliminary definitions that will be used in the following sections.

### 2.1 The MIN-CACHE-MISS problem

Even if it is not exact with architectures which support instruction prefetching, as it is done in the article of Gloy and Smith [3], our modelization supposes that cache-misses only depend on the cache placement of the code. Hence, we will use the following notations: \( L \) is the cache size, \( l(F) \) is the code size of the procedure \( F \); a cache-placement of the procedures is a function \( o \) where for each procedure \( F \), \( o(F) \) is the cache address of the beginning of the procedure. With those notations, a procedure \( F \) would use the cache-addresses covered by a cyclic interval \( I_o(F) \) of size \( l(F) \):

**Definition 1 (cyclic interval)** A cyclic interval \( I \) is determined by an offset \( o(I) \) and an end \( e(I) \) (\( I = [o(I); e(I)] \)). Both are in \( \mathbb{Z}/L\mathbb{Z} \) where \( L \) is a constant. The size (or length) of a cyclic interval is \( l(I) = l(F) \mod L = (e(I) - o(I)) \mod L \).

Figure 2 gives an example of five cyclic intervals and their cache-placement in a cache of size \( L = 14 \).

![Cyclic intervals](image)

Figure 2: An example of cyclic intervals and its corresponding modular representation. The convention for interval \( I_1 \) is a 0 size interval.

**Definition 2 (collision)** Given two procedures \( A \) and \( B \). The collision \( \text{col}(A,B) \) between \( A \) and \( B \) is true if and only if either \( l(A) \geq L \) or \( l(B) \geq L \) or their corresponding cyclic intervals intersect ie \( [o(A),e(A)] \cap [o(B),e(B)] \neq \emptyset \).

**Definition 3 (trace)** The trace of a program execution is the sequence of the functions it went through. Given the following program:

```c
program S
    do i = 1, 7
        if condition(i) then call A
        else call B
    A trace of \( S \) would be a word of the regular expression \( (S(A|B))^7 S \).
```

A trace of \( S \) would be a word of the regular expression \((S(A\mid B))^7 S\).
Definition 4 (cache miss) Given a trace $T = F_1, F_2, \ldots, F_T$. Let $t \in \{1, \ldots, T\}$, there is a cache-miss at time $t$, if and only if there is a cold miss or a conflict miss. It is a cold miss whenever it is the first occurrence of $F_i$ in $T$, i.e. at the first invocation of $F_i$. A conflict miss is when between times $t' < t$, where $t'$ is the largest time such that $F_{i_{t'}} = F_{i_t}$, there is a time $t''$ with $t' < t'' < t$ such that $\text{col}(F_{i_{t'}}, F_{i_{t''}})$ is true, i.e. $F_{i_{t'}}$ has evicted $F_{i_t}$ from the cache. We set $\hat{\text{Miss}}(t)$ to 1 in case of a cache miss, and to 0 otherwise.

Definition 5 (allocation cost) The allocation cost for a trace $T = F_1, F_2, \ldots, F_T$ is $\hat{\text{Miss}}_T(o) = \sum_{t=1}^{T} \hat{\text{Miss}}(t)$.

Definition 6 (MIN-CACHE-MISS($T, P, k, L$)) Given a trace $T$ of a program $P = F_1, F_2, \ldots, F_m$, $k$ an integer and a cache of fixed size $L$, find an allocation $o$ for its procedures so that $\hat{\text{Miss}}_T(o) < k$.

This problem is NP-complete. The complete proof is in Appendix B, but we will give the main ideas: cache-misses can be represented by a complete graph where the nodes are the procedures of the program, and the edges are weighted by an approximation of the number of cache conflicts between procedures (TRG in [3]). This approximation is exact on some particular configurations. In such cases, if all the procedures have the size 1, the problem is similar to finding a coloration of the nodes which minimizes the sum of the weights of edges whose nodes have the same color (i.e. the corresponding procedures are at the same place in the cache). This problem corresponds to the MAX-KCUT problem [2] which reduces to GRAPH K-COLORABILITY when all edges have the same weight. Hence the proof of NP-completeness uses a reduction from GRAPH K-COLORABILITY [2]: given any instance of GRAPH K-COLORABILITY, i.e. given the graph $G$, we construct a program $S$ such that finding the best procedure cache-placement for $S$ provides a $L$-coloration of $G$.

2.2 The MIN-STRING problem

This paragraph provides a formal definition of the memory-placement problem namely the MIN-STRING problem. Functions on which respective offsets have been provided by the cache-placement phase are represented by cyclic intervals on $\mathbb{Z}/L\mathbb{Z}$. Functions have then to be “ordered” in memory. The sum of all gaps between procedures induced by the offset constraint is the code size expansion: we say, the cost of the obtained mapping. The goal is to minimize this cost.

Definition 7 (cost) The cost $\hat{c}$ of a couple of intervals $(I_i, I_j)$ is equal to the size of the cyclic gap $[e(I_i); o(I_j))$, i.e.

$$\hat{c}(I_i, I_j) = (o(I_j) - e(I_i)) \mod L$$

Definition 8 (string, cost of a string, length of a string) Given a set $\mathcal{I} = \{I_1, \ldots, I_n\}$ of cyclic intervals, a string is an ordering $I_{i_1}, \ldots, I_{i_n}$ of $\mathcal{I}$. This string is denoted by $I_{i_1}I_{i_2}\ldots I_{i_n}$. Let $S$ be a string $I_{i_1} \ldots I_{i_n}$, its cost is $\hat{C}(S) = \sum_{1 \leq k < n} \hat{c}(I_{i_k}, I_{i_{k+1}})$, i.e. the total size of the cyclic gaps between the intervals of the string. The length of $S$ is $l(S) = \hat{C}(S) + \sum_{1 \leq k \leq n} l(I_{i_k})$, i.e. the total length of the intervals and gaps of the string.

Definition 9 (MIN-STRING) Let $\mathcal{I} = \{I_1, \ldots, I_n\}$ be a set of cyclic intervals of $\mathbb{Z}/L\mathbb{Z}$. Find a string of $\mathcal{I}$ such that its cost is minimized.

3 Cache-placement phase sensitive to code size expansion

In this article, we do not address the problem of minimizing cache misses. Instead we aim at modifying the algorithm of Gloy and Smith [3] to take into account code size expansion. Hence, we work on the TRG graph and consider it like if it were an exact representation of the final cache miss cost. Formally, the TRG is a non complete graph where each vertex is labeled by a procedure. Edges are weighted with positive costs: the weight of an edge $\hat{\text{Miss}}(P, Q)$ is an approximation of
the conflict miss cost we would pay if procedures \( P \) and \( Q \) share a common place in the cache. A cache-placement \( o \) associates to each vertex \( P \) a cyclic interval \( \text{I}_o(P) \) of size \( l(P) \). The conflict miss cost of a cache-placement can be defined as follow:

**Definition 10 (conflict miss cost)** Let \( G = (V, E) \) be a TRG graph, \( o \) a cache-placement. Then the cost of \( o \) is

\[
\widehat{\text{Miss}}_{\text{TRG}}(o) = \sum_{(P, Q) \in E, \text{I}_o(P) \cap \text{I}_o(Q) \neq \emptyset} \text{Miss}(P, Q)
\]

The problem addressed by Gloy and Smith is to find an allocation \( o \) that minimizes \( \widehat{\text{Miss}}_{\text{TRG}}(o) \). This problem, namely the SHIP-BUILDING problem is still NP-complete. Their solution is a greedy algorithm that merges aggregates of vertices into larger aggregates where the relative placement within an aggregate is fixed by the merge. All \( L \) possibilities to merge two aggregates together are compared using a cost for this aggregate cache-placement. One of our goal will be to modify this cost to take into account the code size expansion. The pseudo-code for the heuristic of Gloy and Smith is given in algorithm 1.

**Algorithm 1**

\[
\text{GloySmith\_cache\_placement}(G)
\]

\[
\{ G \text{ is a weighted TRG graph}\}
\]

\[
\text{let } G' = (V', E') \text{ with } \{(P, Q) \in E' \Rightarrow P \in V\} \text{ and } \{(P, Q) \in E' \Rightarrow (P, Q) \in E\}
\]

\[
\text{forall } \{P\} \in V'
\]

\[
o(P) = 0
\]

\[
\text{forall } e = \{(P), \{Q\}\} \in E'
\]

\[
w(e) = \text{Miss}(P, Q)
\]

\[
\text{while card}V' > 1
\]

\[
\text{let } (A, B) \in E' \text{ s.t. } w(A, B) = \max_{e \in E'} w(e)
\]

\[
\text{let } A = \{A_1, \ldots, A_n\} \text{ and } B = \{B_1, \ldots, B_n\}
\]

\[
\text{forall } \lambda \in [0, L]
\]

\[
\hat{C}_\lambda(A, B) = \text{Miss}_\lambda(A, B) = \sum_{(A_i, B_j) \in A \times B} \text{I}_{o(A_i)} \cap \text{I}_{o(B_j)} \neq \emptyset \text{Miss}(A_i, B_j)
\]

\[
\text{let } \lambda_{\text{min}} \text{ s.t. } \hat{C}_{\lambda_{\text{min}}}(A, B) = \min_{\lambda \in [0, L]} \hat{C}_\lambda(A, B)
\]

\[
\text{forall } B_i \in B
\]

\[
o(B_i) = (o(B_i) + \lambda_{\text{min}}) \mod L
\]

merge \( A \) and \( B \) in \( G' \) with

\[
\text{forall } C \in V'
\]

\[
w(A \cup B, C) = w(A, C) + w(B, C)
\]

return \( o \)

In this section we present our modifications to the cache-placement phase. The objective is to find a trade-off between cache conflict reduction and code size expansion. In order to account for code size expansion, we modify the cost of a merge \( \hat{C}_\lambda \) of the GloySmith\_cache\_placement algorithm. For this we define two metrics, the running time expansion cost \( \hat{\text{Exp}}_{\text{time}} \) and the code size expansion cost \( \hat{\text{Exp}}_{\text{size}} \). We will first give definitions for the new cost metrics and then we will present our method for estimating the \( \hat{\text{Exp}}_{\text{size}} \) metric.

### 3.1 Cost of a merge, running time and code size expansion costs

We define our new cost metric for a merge as

**Definition 11 (cost of a merge)** Let \( G = (V, E) \) be a TRG graph and \( G' = (V', E') \) the merged graph before the current merge. Let \( (A, B) \in E' \) the edge considered for the merge. We suppose \( o(A) = 0 \), and we define \( \hat{C}_\lambda(A, B) \) the cost of the merge where \( o(B) = \lambda \) as

\[
\hat{C}_\lambda(A, B) = \alpha \hat{\text{Exp}}_{\text{time}}(A, B) + (1 - \alpha) \hat{\text{Exp}}_{\text{size}}(A, B)
\]

where \( \hat{\text{Exp}}_{\text{time}}(A, B) \) is the estimated running time expansion cost and \( \hat{\text{Exp}}_{\text{size}}(A, B) \) is the estimated code size expansion cost for the merge of \( A \) and \( B \).
The \( \alpha \) value is a real parameter in \([0, 1]\) to control the trade-off between running time and code size expansion. Note that for \( \alpha = 1 \) the cache-placement phase will give the same placement as the original cache-placement algorithm \(1\). With \( \alpha = 0 \) only code size expansion is minimized and in this case all temporal information is lost, giving a solution similar to the Pettis and Hansen “closest is best” solution.

We define the running time expansion cost for a merge as

\[
\hat{\text{Exp}}_{\text{time}}(A, B) = \frac{\text{Miss}_\lambda(A, B) \times \text{Time}_{\text{miss}} + \text{Time}_{\text{min}}}{\text{Time}_{\text{min}}}
\]

where \( \text{Time}_{\text{min}} \) is an estimation of the minimal running time for any placement, \( \text{Miss}_\lambda(A, B) \) is the cost of the placement defined in algorithm \(1\) and \( \text{Time}_{\text{miss}} \) is the running time cost of a single miss. The \( \text{Time}_{\text{min}} \) value is constant for a given trace and is estimated in our implementation as the number of cycles of the input trace with a perfect cache that never causes conflict miss. Thus the \( \hat{\text{Exp}}_{\text{time}}(A, B) \) can be computed trivially in the merge phase.

The code size expansion cost is estimated as

\[
\hat{\text{Exp}}_{\text{size}}(A, B) = \frac{\hat{\text{Size}}_\lambda(A, B)}{\text{Size}_{\text{min}}(A, B)}
\]

where \( \hat{\text{Size}}_{\text{min}}(A, B) \) is the minimal memory-placement size for any cache-placement and \( \hat{\text{Size}}_\lambda(A, B) \) is an estimation of the memory-placement size for a cache-placement \( o \) that verifies \( o(A) = 0 \) and \( o(B) = \lambda \). The \( \hat{\text{Size}}_{\text{min}}(A, B) \) is estimated as the sum of the size of the procedures to be merged, thus \( \hat{\text{Size}}_{\text{min}}(A, B) = \sum_{P_i \in A \cup B} |P_i| \). It is the final size of the memory-placement with no cache-placement constraint. The \( \hat{\text{Size}}_\lambda(A, B) \) is explained in next section. An implementation could use the solution to the MIN-STRING problem that we give in this paper, however, while our solution is nearly linear in the number of functions for a constant cache size \( L \), it is too costly for the cache-placement algorithm as it has to be run for each \( \lambda \) value at each merge thus \( L \eta \) times.

Our solution provides a fast estimation of the memory-placement cost given a cache-placement.

### 3.2 Estimating the memory-placement cost

To estimate \( \hat{\text{Size}}_\lambda(A, B) \) we compute an estimation of the cost of the memory-placement of \( A \cup B \) given a cache-placement \( o \). We will call our estimation \( \hat{\text{Size}}_o \).

We first introduce the interval histogram as

**Definition 12 (histogram)** Let \( o \) be the cache-placement for a set of procedures \( \{P_1, \ldots, P_n\} \). Let \( \mathcal{I} = \{I_1, \ldots, I_n\} \) be the set of cyclic intervals such that \( I_i = I_o(P_i) \). We define the histogram for \( o \) as the function

\[
\forall h \in \{0, \ldots, L - 1\}, \mathcal{H}_o(h) = \sum_{I_i \in \mathcal{I}} (1 \text{ if } h \in I_i, \ 0 \text{ otherwise})
\]

The histogram gives for each cache location the number of distinct intervals that are mapped to this location, i.e. the number of procedures that will share this location in the cache. We define \( \mathcal{H}_{\text{max}}_o \) the value such that \( \mathcal{H}_{\text{max}}_o = \max_{h \in \{0, \ldots, L - 1\}} \mathcal{H}_o(h) \), i.e. the largest number of procedures that will share the same location in the cache. As we have at least one location in the cache where \( \mathcal{H}_{\text{max}}_o \) procedures must be placed, we need at least \( \mathcal{H}_{\text{max}}_o - 1 \) cache size in memory to hold the procedures. Thus for all valid memory-placement string \( S_o \) we have

\[
l(S_o) \geq (\mathcal{H}_{\text{max}}_o - 1)L
\]

In case \( \mathcal{H}_{\text{max}}_o = 1 \) and there are only few intervals, this metric is clearly too optimistic. In that case, \( l(S_o) \) is tightly bounded by the size of the smallest cyclic interval \( I_{\text{cover}} \) that verifies \( \forall I_i \in \mathcal{I}, I_i \subset I_{\text{cover}} \). In the more general case our approximation can be refined to

\[
l(S_o) \geq (\mathcal{H}_{\text{max}}_o - 1)L + \mathcal{H}_{\text{cover}}
\]
where $H_{\text{cover}_o}$ is defined as

**Definition 13 (minimum cover)** Let $H_o$ be the histogram for a placement $o$, we define a minimum cover interval as a cyclic interval $I_{\text{cover}}$ of minimum length $H_{\text{cover}_o} = l(I_{\text{cover}})$ with $\forall h \ s.t. \ H_o(h) = \max_{a} \ h \in I_{\text{cover}}$.

Thus, for instance, in the case where the $\alpha$ parameter of our merge cost metric is 0, i.e. the procedure placement is biased toward code size reduction, at each merge step the $\text{Size}_o$ value will be minimal for a placement that inserts no gap. Thus the final cache-placement will be such that an optimal memory-placement will give no size expansion.

### 4 Optimal solution to the memory-placement problem

This part is devoted to the description of our solution to the memory-placement phase namely the $\text{String-Merge}$ algorithm. Proofs and details are provided in Appendix A. Section 4.1 introduces notations and exposes the relationship between our $\text{MIN-String}$ problem, the NP-complete $\text{HAMILTONIAN-Path}$ problem and the polynomial $\text{MIN-Matching}$ problem. Section 4.2 presents our algorithm which uses the solution to a particular $\text{HAMILTONIAN-Circuit}$ problem that itself uses the solution to a particular $\text{MIN-Matching}$ problem.

#### 4.1 Cyclic intervals, string, cycle and matching

In this part and in the following we consider the set of cyclic intervals denoted by $\mathcal{I} = \{I_1, I_2, \ldots, I_n\}$. $c$ is the cost defined on page 4.

##### 4.1.1 String, path and cycle

Let us consider the complete weighted and oriented graph $G_\mathcal{I} = (V, V^2)$ with $n$ vertices labeled by $I_1, \ldots, I_n$. Each vertex $(I_i, I_j)$ is weighted by $c(I_i, I_j)$. Then, the minimum string is an Hamiltonian path of minimum weight. We say minimum string because usually on the Hamiltonian path extremums $I_i$ and $I_n$ are fixed. By adding a vertex $I_0$ to $G_\mathcal{I}$ with a zero weight on all edges coming from and going to this vertex, $\text{MIN-STRING}(\mathcal{I})$ relies on $\text{MIN-HAMILTONIAN-CIRCUIT}(G_\mathcal{I} \cup \{I_0\})$ [6]. Like this our problem seems to be NP-complete. An issue is toward the metric properties of our graph: there exists approximation results on the metric version of the traveling salesman problem with triangular inequality. But this version is still APX-complete and in our case the metric is cyclic and the triangular inequality property is not checked everywhere. Hence, as far as we know, till now there are no known results for our optimization problem, and it looks like a difficult problem.

Fortunately, our cyclic-metric version of the traveling salesman problem is polynomial:

**Definition 14 (cycle, Hamiltonian circuit, cost of a circuit)** let $\mathcal{I} = \{I_1, \ldots, I_n\}$ be a set of cyclic intervals. Let $\mathcal{I}' = \{I_{i_1}, I_{i_2}, \ldots, I_{i_m}\}$ be a subset of $\mathcal{I}$, and $I_{i_1}, I_{i_2}, \ldots, I_{i_m}$ an ordering of this subset. Then, $\odot(I_{i_1}, I_{i_2}, \ldots, I_{i_m})$ is a cycle of $\mathcal{I}$. Notice that $\odot(I_{i_k}, I_{i_{k+1}}, \ldots, I_{i_m}, I_{i_1}, \ldots, I_{i_{k-1}})$ would also denote the same cycle. If $m = n$ then it is said to be an Hamiltonian circuit. The cost of a circuit is $\hat{C}(\odot(I_{i_1}, \ldots, I_{i_n})) = \hat{c}(I_{i_1}, I_{i_2}) + \cdots + \hat{c}(I_{i_{n-1}}, I_{i_n}) + \hat{c}(I_{i_n}, I_{i_1})$. Notice that it is the cost of the string $\hat{C}(I_{i_1} \ldots I_{i_n})$ plus the cost of the “closing gap” $\hat{c}(I_{i_n}, I_{i_1})$.

The following definition states the cyclic-metric minimum Hamiltonian cycle problem:

**Definition 15** $\text{CMetric-MH-Circuit}$ Let $\mathcal{I}$ be a set of cyclic intervals, $G_\mathcal{I}$ the corresponding cyclic-metric weighted complete graph. Find the Hamiltonian cycle of minimum weight. In other words find an ordering $(i_1, \ldots, i_n)$ such that $\hat{C}(\odot(I_{i_1}, \ldots, I_{i_n}))$ is minimized.

Because $G_\mathcal{I} \cup \{I_0\}$ as defined above is not a cyclic-metric graph, $\text{CMetric-MH-Circuit}$ is not strictly equivalent to our $\text{MIN-String}$ problem. But, a first approach shows at most a coefficient of $L^2$ between those two problems: we consider all $L^2$ possible dummy intervals of $\mathbb{Z}/L\mathbb{Z}$ say $I_g$, evaluate the $L^2$ strings $\text{CMetric-MH-Circuit}(G_\mathcal{I} \cup \{I_0\})$; $\text{MIN-String}(\mathcal{I})$ is the minimal one.
Figure 3: (a) The weighted oriented complete graph \( G_T \) corresponding to the example of Figure 2; (b) \((I_1, I_2, I_4, I_5, I_3)\) is a minimum Hamiltonian cycle for this graph; (c) \((I_1, I_2, I_4, I_5, I_0, I_3)\) is a minimum Hamiltonian cycle for \( G_T \cup \{I_0\} \) so \( I_3I_1I_2I_4I_5 \) is a minimum string for \( I \).

4.1.2 Matching

Consider \( G_T \) and split each vertex \( I_i \) into two vertices \( e(I_i) \) and \( o(I_i) \); join each \( e(I_i) \) to each \( o(I_j) \) with an edge of weight \( \hat{c}(I_i, I_j) \). This is the corresponding split complete bipartite graph of \( G_T \), say \( BG_T \). To an Hamiltonian circuit of \( G_T \) corresponds a perfect matching of \( BG_T \). On the other hand, the set of edge of a perfect matching of \( BG_T \) does not provide a unique cycle in \( G_T \), but more generally a set of disjoint cycles.

![Diagram](a) (b) (c)

Figure 4: (a) A solution to the Min-Matching problem for the example of Figure 3; (b) This solution does not provide an Hamiltonian circuit, but several disjoint cycles instead.

**Definition 16 (Matching, cost of a matching)** Let \( BG = (V, U, V \times U) \) be a weighted bipartite complete graph with weights \( \hat{c}(v, u) \geq 0 \). A matching is a bijective assignment \( \sigma \) which connects every \( v \in V \) to one \( \sigma(v) \in U \). The cost of a matching is \( \hat{C}(\sigma) = \sum_{v \in V} \hat{c}(v, \sigma(v)) \).

The weighted matching problem of a bipartite graph is a known polynomial problem that can be solved in \( O(n^3) \) using the Hungarian method [6]:

**Definition 17 (Min-Matching)** Let \( BG = (V, U, V \times U) \) be a weighted bipartite complete graph with weights \( \hat{c}(v, u) \geq 0 \). Find a matching \( \sigma \) of minimum cost.

The restriction of the matching problem to \( BG_T \) can be stated as follow: find a bijective assignment \( \sigma \) which connects every \( I_i \) to one \( \sigma(I_i) \) such that the cost \( \hat{C}(\sigma) = \sum_{i=1}^{n} \hat{c}(I_i, \sigma(I_i)) \) is minimized.
In the general case, a solution to the MIN-MATCHING problem does not provide a solution to the MIN-HAMILTONIAN-CIRCUIT problem. But in our particular case, from a solution to MIN-MATCHING(\(\mathcal{I}\)), it is possible to merge the obtained disjoint cycles into a unique cycle that would be solution to CMETRIC-MH-CIRCUIT.

### 4.1.3 From MIN-MATCHING to MIN-STRING

To summarize, to a set of \(n\) cache-placed procedures represented by the cyclic intervals \(\mathcal{I} = \{I_1, \ldots, I_n\}\), our code expansion minimization problem relies on MIN-STRING(\(\mathcal{I}\)). In the general case, MIN-STRING is NP-complete slightly similar to the traveling salesman problem. An Hamiltonian circuit in an oriented graph, provides a perfect matching. In the general case, the minimum perfect matching problem which is polynomial is not very useful to solve the minimum Hamiltonian circuit problem. Our problem is slightly different in the way that our initial graph has the particular property that we call cyclic-metric. Under these conditions, MIN-MATCHING can be solved in \(O(n \log^*(L))\); then the obtained disjoint cycles can be merged into a minimum Hamiltonian circuit solution of CMETRIC-MH-CIRCUIT in \(O(n \log^* (n))\); finally, solving MIN-STRING can be done by solving CMETRIC-MH-CIRCUIT on different sets of intervals \(\mathcal{I} \cup \{I_g\}\) where \(I_g\) takes all \(L^2\) possible cyclic interval values \(\mathbb{Z}/L\mathbb{Z}\). This provides an algorithm in \(O(nL^2 \log^*(L+n))\). Note that only \(2L\) intervals have to be considered which reduces the complexity to \(O(nL \log^*(L+n))\).

### 4.2 The STRING-MERGE algorithm

This section presents our solution to the MIN-STRING problem: the MATCHING-GREEDY algorithm given in Paragraph 4.2.1 solves the MIN-MATCHING problem in \(O(n \log^*(L))\); then, Paragraph 4.2.2 describes the CYCLE-MERGE algorithm that merges the obtained disjoint cycles into a minimum Hamiltonian circuit in \(O(n \log^*(n))\); finally, our STRING-MERGE algorithm that solves the MIN-STRING problem in \(O(nL \log^*(L+n))\) is given in Paragraph 4.2.3.

#### 4.2.1 Optimal matching with MATCHING-GREEDY

Following is the formal definition of the MATCHING-GREEDY algorithm.

Definition 18 (MATCHING-GREEDY)  

Let \(\pi\) be a permutation of \(\{1, 2, \ldots, n\}\).

MATCHING-GREEDY(\(\pi\))

\[
\begin{align*}
\text{not}_1 \text{\_taken} &= \{I_1, \ldots, I_n\} \\
\text{do} \ i := 1, n & \\
\text{let } I_k &\in \text{not}_1 \text{\_taken such that} \\
\hat{c}(I_{\pi(i)}, I_k) &\text{ minimum} \\
\text{not}_1 \text{\_taken} &= \text{not}_1 \text{\_taken} - \{I_k\} \\
\sigma(\pi(i)) &= I_k \\
\text{return } \sigma
\end{align*}
\]

This greedy algorithm returns a matching where the couples are determined in the order of the permutation \(\pi\). The order corresponding to the permutation \(\pi\) is \(<_\pi\) such that \(I_{\pi(1)} <_\pi I_{\pi(2)} <_\pi \cdots <_\pi I_{\pi(n)}\). Assignments are made following the rule “the nearest, the best”\(^\text{\textsuperscript{2}}\).

This algorithm provides an optimal solution to the MIN-MATCHING problem. The proof is given in Appendix A. The complexity of this algorithm corresponds to \(n\) iterations of finding a minimum over \(n\) elements. Naively, it would cost \(O(n \log(n))\). In fact, the elements are bounded by 0 and \(L\) and the complexity can be reduced to \(O(n \log^*(L))\) thanks to the implementation in algorithm 2.

In the following pseudo-code, DSF is for Disjoint-Sets-Forest and RDL is for Ranked-Disjoint-Lists i.e an array of lists. The procedures used in these pseudo-code are described in Appendix C.

\(^2\)\(\hat{c}\) provides a deterministic algorithm: if there is more than one possibility, the bigger interval (in terms of length) is chosen. If there is still more than one interval, the one with the smallest index is chosen.
Implementation and complexity of **Matching-Greedy**

**Algorithm 2**

**procedure** Matching-Greedy($\mathcal{I}, \sigma$)

1. $\Lambda_o \leftarrow$ DSF-New($L$)
2. Build-Nearest-Origins-DSF($\mathcal{I}, \Lambda_o$)
3. $\mathcal{L}_o \leftarrow$ ARRAY-New($L$)
4. Build-Interval-Origins-RDL($\mathcal{I}, \mathcal{L}_o$)

forall $i \in \{1, \ldots, n\}$ do

- $\lambda_o \leftarrow$ DSF-Root($\Lambda_o, e(I[i])$)
- $j \leftarrow$ RDL-Pop($\mathcal{L}_o, \lambda_o$)
- $\sigma[i] \leftarrow j$

if $\mathsf{RDL-Is-Empty}(\mathcal{L}_o, \lambda_o)$ then

- $k \leftarrow (\lambda_o + 1) \mod L$
- $\lambda'_o \leftarrow$ DSF-Root($\Lambda_o, k$)
- if $\lambda'_o \neq \lambda_o$ then
- DSF-Union($\Lambda_o, \lambda_o, \lambda'_o$)

**return**

The first step of the Matching-Greedy procedure finds all interval origin locations and puts each cache location in the set of the nearest origin location. The returned disjoint set of locations $\Lambda_o$ gives for any cache location the nearest origin location. This step is done by the Build-Nearest-Origins-DSF procedure in $O(n)$. The second step builds for each interval origin location the list of intervals starting at this location. This step is done by the Build-Interval-Origins-RDL procedure in $O(n)$. The main loop of the Matching-Greedy procedure iterates over the set of intervals. For each interval, given the location in the cache $e(I_i)$, the nearest list of interval origin is returned by the procedure DSF-Root. From this list, an interval is taken and the matching is updated. When the list of intervals at this origin is empty, the set of locations is merged with the nearest set of locations. The number of DSF operations is the number of initial interval origin locations bounded by $\min(n, L)$. Thus the complexity of Matching-Greedy is $O(n \log^* (L))$.

### 4.2.2 Optimal circuit with **Cycle-Merge**

In this paragraph, we describe the **simple merge** and **final merge** processes that are used to build a minimum Hamiltonian circuit from an optimal solution to **MIN-MATCHING**. The notion of merging uses the notion of gaps:

**Definition 19 (gap)** Let $\sigma$ be a matching of $\mathcal{I}$, then the gap $[e(I_i), o(\sigma(I_i))]$ that follows the interval $I_i$ is denoted by $(\preceq, I_i) = [o((\preceq, I_i)), e((\preceq, I_i))]$ and by $G_i$ when the notation may be confusing. If $C = \cup (I_i_1, I_i_2, \ldots, I_i_m)$ is a cycle of size $m$, we define the set of gaps of $C$ by the set of $m$ gaps $\{G_i_1, G_i_2, \ldots, G_i_m\}$. Finally, the topological closure of $G_i = [o(G_i)), e(G_i))$ is denoted by $\overline{G_i} = [\overline{o(G_i))}, e(G_i))$.

**Definition 20 (mergeable)** Let $\sigma$ be a matching of $\mathcal{I}$, and $C = \cup (I_i_1, I_i_2, \ldots, I_i_m), C' = \cup (I_j_1, I_j_2, \ldots)$ be two disjoint cycles of $\sigma$. $C$ and $C'$ are said to be mergeable if there exists two gaps $G_i$ and $G_j$ respectively from $C$ and $C'$ such that $\overline{G_i} \cap \overline{G_j} \neq \emptyset$.

**Definition 21 (simple merge)** Let $\sigma$ be a matching of $\mathcal{I}$, and $C, C'$ two mergeable cycles with intersecting gaps $\overline{G_i}$ and $\overline{G_j}$. The corresponding simple merge transposes the successors of $I_i$ and $I_j$, $\sigma' = \sigma \circ \tau_{I_i, I_j}$. The simple merge process is illustrated by Figure 5.

**Simple-Merge($\mathcal{I}, \sigma$)**

- $\sigma' = \sigma$
- let $C$ the set of cycles of $\sigma$
- let $\mathcal{G}$ the set of gaps of $\sigma$
- forall $(\preceq, I_i) \neq (\preceq, I_j)$ in $\mathcal{G}$
- let $C, C'$ such that $I_i \in C, I_i \in C'$
- if $C \neq C'$
- $\sigma'(I_i, I_j) \leftarrow \sigma'(I_j, I_i)$
- **return** $\sigma'$
This algorithm merges all mergeable cycles. The implementation given in algorithm 3 has a complexity of $O(n \log^* (n))$.

**Implementation and complexity of Simple-Merge**

**Algorithm 3**

```plaintext
procedure Simple-Merge(\mathcal{T}, \sigma)
  \mathcal{C} \leftarrow \text{DSF-New}(n)
  \text{BUILD-CYCLES-DSF}(\sigma, \mathcal{C})
  \text{if } \text{DSF-Root-Count}(\mathcal{C}) = 1 \text{ then return } 1
  \Lambda_e \leftarrow \text{DSF-New}(L)
  \text{BUILD-NEAREST-ENDS-DSF}(\mathcal{T}, \Lambda_e)
  \text{L_e} \leftarrow \text{RDL-New}(n, L)
  \text{BUILD-INTERVAL-ENDS-RDL}(\mathcal{T}, \text{L_e})
  \lambda_{\text{max}} \leftarrow -1
  \text{foreach } i \leftarrow (0, \ldots, n) \text{ do}
    \text{if } o(\mathcal{T}[\sigma[i]]) < e(\mathcal{T}[i]) \text{ then}
      \lambda \leftarrow o(\mathcal{T}[\sigma[i]])
    \text{if } \lambda > \lambda_{\text{max}} \text{ then}
      \lambda_{\text{max}} \leftarrow \lambda
      i_{\text{max}} \leftarrow i
    \text{C}_{\text{max}} \leftarrow \text{DSF-Root}(\mathcal{C}, i_{\text{max}})
    k \leftarrow 0, \lambda_e \leftarrow \text{DSF-Root}(\Lambda_e, 0)
    \text{while } k < \text{DSF-Root-Count}(\Lambda_e) \text{ do}
      \text{if } \lambda_{\text{max}} < k \text{ then}
        i_{\text{max}} \leftarrow \text{RDL-Pop}(\text{L_e}, k)
        \lambda_{\text{max}} \leftarrow o(\mathcal{T}[\sigma[i_{\text{max}}]])
      \text{if } \lambda_{\text{max}} < k \text{ then}
        \lambda_{\text{max}} \leftarrow \lambda_{\text{max}} + L
        \text{C}_{\text{max}} \leftarrow \text{DSF-Root}(\mathcal{C}, i_{\text{max}})
      \text{while not RDL-Is-Empty}(\text{L_e}, k) \text{ then}
        i \leftarrow \text{RDL-Pop}(\text{L_e}, k)
        \lambda_{\text{max}} \leftarrow o(\mathcal{T}[\sigma[i]])
      \text{if } \lambda_{\text{max}} < k \text{ then}
        \lambda_{\text{max}} \leftarrow \lambda_{\text{max}} + L
      \text{if } \lambda > \lambda_{\text{max}} \text{ then}
        i_{\text{max}} \leftarrow i
      k \leftarrow k + 1, \lambda_e \leftarrow \text{DSF-Root}(\Lambda_e, (\lambda_e + 1) \text{ mod } L)
  \text{return } \text{DSF-Root-Count}(\mathcal{C})
```

The first step of the Simple-Merge procedure builds the initial set of cycles from the input matching in $O(n)$. If there is only one cycle the matching is a minimal circuit and we are done. The second step builds the list of interval ends in $O(n)$. The third step is a loop that finds in $O(n)$ the largest gap that contains the location 0. This gap if it exist is the starting point for the next step. The last step is constituted of two nested loops that perform at most $n$ iterations. This loop finds all gaps that intersect the current largest gap and merges the corresponding cycles. Merging cycles is done with a DSF operation which give a complexity for the loop of $O(n \log^* (n))$. Thus the complexity of Simple-Merge is $O(n \log^* (n))$.

![Diagram](diagram.png)

Figure 5: Simple and final merge phases of the Cycle-Merge algorithm.
**Definition 22 (final merge)** Let $\sigma$ be a matching of $\mathcal{I}$ such that there remains no mergeable cycles. The final merge, as described by Figure 3, consists of replacing the largest interval $I_{\text{max}}$ by a gap $G_{\text{max}}$ such that $G_{\text{max}} = [o(I_{\text{max}}), e(I_{\text{max}})]$:

\[
\text{Final-Merge}(\mathcal{I}, \sigma) \quad \{ \sigma \text{ is s.t. there remains no mergeable cycle} \} \]

let $I_{\text{max}}$ such that $\hat{c}(I_{\text{max}}) = \max_{I_i \in \mathcal{I}} (\hat{c}(I_i))$

$o(\sigma(I_{\text{max}})) = e(I_{\text{max}})$

e$(I_{\text{max}}) = o(I_{\text{max}})$

$\sigma' = \text{Simple-Merge}(\mathcal{I}, \sigma)$

return $\sigma'$

The **Cycle-Merge** algorithm is then a simple succession of simple merges until it converges, followed by a final merge:

**Definition 23 (Cycle-Merge)**

\[
\text{Cycle-Merge}(\mathcal{I}, \sigma) \quad \{ \sigma \text{ is an optimal matching} \} \\
\sigma = \text{Simple-Merge}(\mathcal{I}, \sigma) \quad \text{if} \ \sigma \text{ contains several disjoint cycles} \]

\[
\sigma = \text{Final-Merge}(\mathcal{I}, \sigma) \quad \text{return} \ \sigma
\]

Whenever there is no final merge, because the obtained circuit is also an optimal matching it provides an optimal circuit. On the other hand, the final merge adds $L$ to the cost of the optimal matching: fortunately if the obtained circuit is not an optimal matching it is an optimal circuit. Hence the **Cycle-Merge** algorithm provides an optimal solution to the CMETRIC-MH-CIRCUIT problem. Its complexity corresponds to the complexity of the **Simple-Merge** algorithm i.e. $O(n \log^* n)$.

### 4.2.3 Optimal string with String-Merge

In this paragraph, we will show how **Cycle-Merge** can be used to find an optimal string. Let us consider the set of intervals $\mathcal{I} = \{I_1, \ldots, I_n\}$ and an optimal string $S_{\text{opt}} = I_1 I_2 \ldots I_n$ of length $\hat{C}(S_{\text{opt}}) = k_{\text{opt}} L - l_0$. Then let us consider the interval $I_g = [e(I_i), o(I_i)]$ of length $l_g$ that corresponds to the gap between the end and the beginning of $S_{\text{opt}}$. Let us add this interval to $\mathcal{I}$ and consider $\sigma = \text{Cycle-Merge}(\mathcal{I} \cup \{I_g\})$ of corresponding cycle $C_{\text{opt}} = \bigcirc(I_g, \sigma(I_g), \sigma^{(2)}(I_g), \ldots, \sigma^{(n)}(I_g))$ where $\sigma^{(k)}$ represents $\sigma \circ \sigma \circ \cdots \circ \sigma$ composed $k$ times. Because $C_{\text{opt}}$ is an optimal cycle for the set $\mathcal{I} \cup \{I_g\}$, we have $\hat{C}(C_{\text{opt}}) \leq \hat{C} \left( \bigcirc(I_g, I_1, \ldots, I_n) \right)$. Hence,

\[
\hat{C}(\sigma(I_g) \sigma^{(2)}(I_g) \ldots \sigma^{(n)}(I_g)) \leq \hat{C} \left( \bigcirc(I_g, \sigma(I_g), \sigma^{(2)}(I_g), \ldots, \sigma^{(n)}(I_g)) \right) - l_0 = \hat{C}(C_{\text{opt}}) - l_0 \leq \hat{C} \left( \bigcirc(I_g, I_1, \ldots, I_n) \right) - l_0 = \hat{C}(I_1, I_2, \ldots, I_n)
\]

In other words, $\sigma(I_g) \sigma^{(2)}(I_g) \ldots \sigma^{(n)}(I_g)$ is an optimal string. Consequently, for all set of cyclic intervals $\mathcal{I}$, there exists a cyclic interval $I_g$ such that for $\sigma = \text{Cycle-Merge}(\mathcal{I} \cup \{I_g\})$, the string $\sigma(I_g) \sigma^{(2)}(I_g) \ldots \sigma^{(n)}(I_g)$ is optimal.

**Definition 24 (String-Merge)**

\[
\text{String-Merge}(\mathcal{I}) \quad \text{let} \ \Lambda_e = \{e(I_i)\}_{I_i \in \mathcal{I}} \ \text{the set of interval end locations} \\
\text{let} \ \Lambda_o = \{o(I_i)\}_{I_i \in \mathcal{I}} \ \text{the set of interval origin locations} \\
\text{let} \ \mathcal{G} = \{|\Lambda_e, \Lambda_o|\}_{(\Lambda_e, \Lambda_o) \in (\Lambda_e, \Lambda_o)} \ \text{the set of possible gaps} \\
\text{for all} \ I_g \in \mathcal{G} \\
\sigma = \text{Cycle-Merge}(\mathcal{I} \cup \{I_g\}) \\
S = \sigma(I_g) \sigma^{(2)}(I_g) \ldots \sigma^{(n)}(I_g) \\
\text{if} \ \hat{C}(S) < \hat{C}(S_{\text{opt}}) \ \text{then} \\
S_{\text{opt}} = S \\
\text{return} \ S_{\text{opt}}
\]
A straightline implementation would test all \(|\mathcal{G}| = |\Lambda_e|.|\Lambda_o| \leq L^2\) possible \(I_g\) intervals and select among all the shortest string. Fortunately, at most \(\Lambda_e + \Lambda_o \leq 2L\) intervals have to be tested, and the algorithm 4 runs in \(O(L)\) calls to the Cycle-Merge procedure.

**Algorithm 4**

**procedure** String-Merge(\(\mathcal{I}\))

\[
\begin{align*}
\sigma &\leftarrow \text{Cycle-Merge}(\mathcal{I}) \\
i_{\text{start}} &\leftarrow \text{Max-Gap}(\mathcal{I}, \sigma) \\
S_{\text{opt}} &\leftarrow \text{Max-Single}(\mathcal{I}, I_{\text{start}}, \sigma) \\
G_{\text{opt}} &\leftarrow \text{Max-Gap}(\mathcal{I}, \sigma) \\
C_{\text{opt}} &\leftarrow \text{Cycle-Merge}(\mathcal{I}, \sigma) \\
\end{align*}
\]

Build-Nearest-Origins-DSF(\(\mathcal{I}, \Lambda_e\))

Build-Nearest-Ends-DSF(\(\mathcal{I}, \Lambda_o\))

\(\Lambda_e \leftarrow \text{DSF-Root}(\Lambda_e, 0)\)

\(\Lambda_o \leftarrow \text{DSF-Root}(\Lambda_o, \lambda_e)\)

\(i \leftarrow 0\)

while \(i < \text{DSF-Root-Count}(\Lambda_e)\)

\(\text{inc}_i \leftarrow 0, \text{inc}_i \leftarrow 0\)

\(I_g \leftarrow [\Lambda_e, \Lambda_o]\)

if \(\bar{c}(I_g) \leq \bar{c}(G_{\text{opt}})\) then

\(\text{inc}_i \leftarrow 1\)

else

\(\mathcal{I}' \leftarrow \mathcal{I} \cup I_g\)

\(\sigma' \leftarrow \text{Cycle-Merge}(\mathcal{I}')\)

if \(\bar{C}(\sigma') = C_{\text{opt}}\) then

\(S_{\text{opt}} \leftarrow \text{Max-Single}(\mathcal{I}, I_g, \sigma'')\)

\(G_{\text{opt}} \leftarrow I_g\)

\(\text{inc}_i \leftarrow 1\)

else

\(\text{inc}_i \leftarrow 1\)

if \(\text{inc}_i = 1\) then

\(\Lambda_o' \leftarrow \text{DSF-Root}(\Lambda_o, (\lambda_o + 1) \mod L)\)

if \(\bar{c}([\Lambda_e, \Lambda_o]) \leq \bar{c}([\Lambda_e, \Lambda_o])\) then

\(\text{inc}_i \leftarrow 1\)

else

\(\lambda_o \leftarrow \lambda_o'\)

if \(\text{inc}_i = 1\) then

\(i \leftarrow i + 1\)

\(\Lambda_e \leftarrow \text{DSF-Root}(\Lambda_e, (\lambda_e + 1) \mod L)\)

return \(S_{\text{opt}}\)

**Complexity of String-Merge**

The first step of the String-Merge procedure is to find from a Cycle-Merge run a first \(G_{\text{opt}}\) such that \(\bar{C}(S_{\text{opt}}) = \bar{C}(\sigma) - \bar{C}(G_{\text{opt}})\). The main loop iterates over the gap candidates \(G = [\lambda_e, \lambda_o]\), for each gap candidates there are three possibilities. If \(\bar{c}(I_g) < \bar{c}(G_{\text{opt}})\) then the string will not be optimal thus we take the next \(\lambda_o\) for testing a larger gap. Otherwise, we run Cycle-Merge and if the resulting circuit is still optimal, we’ve found a better string and we take the next \(\lambda_o\) for testing a larger gap. Otherwise the resulting circuit is not optimal, thus we take the next \(\lambda_o\). The loop ends when we have exhausted all possible gap start \(\lambda_e\). The number of iterations of the loop is bounded by \(|\Lambda_e| + |\Lambda_o| \leq 2L\). Thus the complexity of String-Merge is \(O(L)\) calls to Cycle-Merge which gives a global complexity of \(O(nL\log^*(n + L))\). Note that for our application, where \(L\) the number of cache lines is a constant, the complexity of String-Merge is \(O(n\log^*(n))\) thus nearly linear in the number of functions to place.
5 Experimental results

In this section we compare the Pettis and Hansen procedure placement algorithm with the Gloy and Smith algorithm and our solution. We give figures for code size expansion and cache miss rate reduction.

These algorithms have been implemented in the commercial CMG ST200 Compiler based on the OPEN64 compiler. The ST220, an implementation of LX [1] VLIW processor technology designed by Hewlett-Packard and STMicroelectronics, is targeted at system on chip (SoC) solutions. These processors have been developed primarily for compute intensive audio/video applications. Such applications include embedded systems in consumer, digital TV and telecoms markets where there is a specific need for high performance low cost audio/video/data processing. The ST220 is fitted with a 32 Kbyte, direct-mapped, single-level Instruction Cache, that has a large miss penalty. On some applications where no instruction cache optimization have been performed, more than 50% of the cycles are spent waiting for instruction cache refills. This means that the performance of an application can be improved significantly by applying code reordering techniques that minimize instruction cache conflicts. Instruction cache optimizations are not properly part of the compiler, but have been integrated in the toolchain and are accessible in a transparent way for the user via the compiler driver. The algorithms can be directed by profiling information or by a static estimation of the compiler. In this article, experiments were performed using execution trace. The set of benchmarks is first run to generate the execution traces. Then the benchmarks are optimized with the profile informations. The code size figures are computed on the optimized versions. The miss rate figures are given after execution of the optimized programs on a cycle accurate simulator for the ST220 processor. We focus mainly here on the behavior of the algorithm with accurate profile information, thus the second run is done with the same data sets as the run that generated the profile information.

We provide experimental results for the code size expansion of our procedure placement compared to the Pettis and Hansen (PH) algorithm in Figure 6. The code size for PH is normalized to 1, the three other sets are size expansion factor over PH with different values for $\alpha$ as defined in Definition 11. The set labelled $\alpha = 1$ gives the code size expansion when only cache miss cost is minimized, which is the result of the original Gloy and Smith (GS) algorithm. The two other sets are results for two different values of $\alpha$.

On average the code size expansion of GS is 2.77. With a value of $\alpha = 0.999995$ the code size expansion of our algorithm is 1.08. Obviously adding code expansion in the cost estimate greatly reduce code size. The 1.08 expansion factor compared to PH is mainly due to the fact that we place all procedures at a line cache boundary. This insert empty space between procedures even if our algorithm made a memory placement with no gap.

We also provide results for the cache miss rate compared to PH in Figure 7. The cache miss rate for PH is normalized to 1, the three other sets are the results for our placement, values lower than 1 are better.

On average the miss rate improvement of GS compared to PH is 37%. With a value of $\alpha = 0.999$ our algorithm gives an improvement of 30%. With a value of $\alpha = 0.999995$ our algorithm gives an improvement of 35%. Thus with a value of $\alpha$ close to 1, we mostly have the performance of GS with a minimal code size expansion.

For most of the benchmarks, PH is worse than GS and our algorithm. Some benchmarks though have a better behavior with PH compared to GS (mkinraw, mp2audio, pcmencdec, radial33, testmong, trilinear33). For these benchmarks, the large size expansion of GS compared to PH has a negative impact on performance. Indeed, while GS reduce conflict-misses, code size expansion creates more cold misses and capacity misses as the gaps between procedures cause useless code to be fetched into the cache. Thus it is important to take code size expansion into account.

This also explain why our algorithm is also better than GS on the majority of the benchmarks (13 over 20). Thus we take advantage of both the locality of the placement and an accurate cache conflict metric.

For two benchmarks, mkinraw and mp2audio, our solution with $\alpha = 0.999995$ is worse than PH. Even if our size expansion is low compared to GS, we pay the same negative effect on these...
Figure 6: Code size expansion compared to PH with different values of $\alpha$

Figure 7: Miss rate compared to PH with different values of $\alpha$
cases. For the case of mkinraw the program size is only 1.5 times the cache size and most cache misses are cold misses. It explains that we do not improve over the PH algorithm and thus we pay the alignment constraints we have on procedure placement. For the case of mp2audio, we have more conflict misses than PH, this is due to the fact that the processor as an instruction buffer which fetches a number of instructions ahead. Thus when a procedure returns, a number of instructions after the procedure have been fetched into the cache. This behavior is modeled in our cache-placement implementation, however we have only a static estimate of the effective number of instruction fetched ahead and thus our conflict miss metric is not fully accurate.

6 Conclusion

The cache-placement problem as it has been described in this article is a difficult one since it is NP-complete and not even $\alpha(n)$-approximable whatever $\alpha(n)$ is. But there exists efficient algorithms which give satisfactory solutions. The work we have done in this article shows how to reduce code expansion, a major disadvantage of re-allocating the addresses of procedures in the cache-placement stage with only cache miss metrics. First, our algorithm takes into account code size expansion when placing the procedures in the cache-placement phase. Second, our algorithm finds the best allocation for the memory-placement problem: the one which leaves as little empty space as possible between procedures. The results show a code size expansion of 8% over the original program with an improvement of miss rate of 35% over the Pettis and Hansen algorithm, very close to the 37% improvement obtained by the Gloy and Smith algorithm. However, the code size expansion still has a negative impact on performance on some cases. This could be reduced by using an hybrid algorithm that first creates aggregates of functions like the Pettis and Hansen algorithm up to the cache size and then merge the aggregates with our solution.

References


Appendix A: optimality of the String-Merge algorithm

This part is devoted to the proofs of optimality of the String-Merge algorithm. Because our solution to the Min-String problem uses the solution to a particular Hamiltonian-Circuit problem that itself uses the solution to a particular Min-Matching problem, the remaining of this part is decomposed as follow: Section 6.1 exposes our solution to the particular Min-Matching problem; Section 6.2 exposes our solution to the particular Hamiltonian-Circuit problem based on fusion of cycles;

6.1 Optimal matching with Matching-Greedy

The goal of this section is to show that Matching-Greedy gives an optimal solution to our matching problem. The main ideas of the proof are roughly the following: we define a distance between matchings; we consider a matching, obtained using the Matching-Greedy algorithm, and consider for our distance the closest optimal matching; we show that we can modify this optimal matching without increasing its cost, thus keeping the optimality, such that the resulting matching becomes strictly closest; because the distance is an integer, this proves the optimality of our “greedy” matching.

6.1.1 Distance, pre-order and precedence-choice graph

The goal of this paragraph is to introduce preliminary notions and results useful for the proof of theorems 1 and 2 given further. In particular, Definition 27 sets the definition of a precedence-choice graph for a matching and Lemma 2 enlarges this definition to a precedence-choice graph for a permutation.

Definition 25 (pre-order) A pre-order \( p \) is a non complete order. If \( a \) has a successor \( b \), it is written \( a \prec_p b \). If \( P = (V,E) \) is an oriented acyclic graph, there is a unique pre-order associated to \( P \): \( a \prec_P b \iff (a,b) \in E \). To simplify, we mingle a pre-order with its given corresponding acyclic graph.

Definition 26 (linear extension) A linear extension \( \pi \) of a pre-order \( p \) is an order which verifies \( a \prec_p b \Rightarrow a <_\pi b \).

Definition 27 (distance) Let \( \pi \) and \( \pi' \) be two orderings. If \( \pi = \pi' \) then the distance from \( \pi \) to \( \pi' \) is null, \( d(\pi,\pi) = 0 \). Otherwise, if \( \pi \neq \pi' \) let us decompose \( \pi \) and \( \pi' \) into \( \pi = (UaV) \) and \( \pi' = (UWbaZ) \) such that \( a \) and \( b \) are intervals and \( U,V,W \), and \( Z \) are strings of intervals possibly empty. Denote by \( |S| = n \) the length of the string \( S = s_1 s_2 \ldots s_n \). Then the distance from \( \pi \) to \( \pi' \) is \( |V|n + |Wb| \).

Definition 28 (Precedence-choice graph) Let \( \sigma \) be a matching. The precedence-choice graph \( P_\sigma = (V,E) \) is the following oriented graph:

- \( V \) is the set of intervals
- \( (a,b) \in E \iff \hat{c}_\sigma(b,\sigma(a)) < \hat{c}_\sigma(b,\sigma(b)) \). In other words, if \( \pi = P_\sigma \), considering a greedy matching Matching-Greedy(\( \pi \)), \( (a,b) \in E \) relates the fact that \( a <_\pi b \) is a necessarily condition to get the couples \( (b,\sigma(b)) \) and \( (a,\sigma(a)) \) (see Figure 8).

The two following lemmas state that the precedence-choice graph of an optimal matching and the precedence-choice graph obtained from Matching-Greedy are both acyclic.

Lemma 1 Let \( \sigma \) be an optimal matching, then the corresponding precedence-choice graph \( P_\sigma \) is acyclic.

Lemma 2 Let \( \pi \) be an order and \( \sigma_\pi = \text{Matching-Greedy}(\pi) \). Then the precedence-choice graph \( P_{\sigma_\pi} \) is acyclic. For simplicity we mingle the notion of precedence-choice graph of a permutation \( \pi \) with the precedence-choice graph of its corresponding matching \( \sigma_\pi \).
Greedy cannot allocate $b$ to $e$ and we get $\sigma$.

\[ P \quad \text{Proof of Lemma 3} \]

Let $\sigma'$ be a permutation and $P_{\sigma}$ the precedence-choice graph of $\pi$. Let $a$ and $b$ such that $a <_\pi b$. Consider the modified permutation $\pi' = \tau_{ab} \circ \pi$ where $a$ and $b$ have been simply transposed. Then,

\[
\begin{align*}
\sigma_{\pi'} &= \sigma_{\pi} \circ \tau_{ab} \\
\widehat{C}(\pi') &= \widehat{C}(\pi)
\end{align*}
\]

\[ \text{Proof of Lemma 2} \]

To prove the lemma, we simply prove that

\[(a, b) \in E \implies a <_\pi b\]

Indeed, by contradiction $b <_\pi a$ and $\widehat{c}(b, \sigma_{\pi}(a)) < \widehat{c}(b, \sigma_{\pi}(b))$ is absurd because Matching-Greedy cannot allocate $b$ to $\sigma_{\pi}(b)$ if $\sigma_{\pi}(a)$ is not yet allocated to $a$ i.e. available.

The following lemma provides a transformation on permutations that can be performed without modifying its cost.

\[ \text{Lemma 3} \]

Let $\pi$ be a permutation and $P_{\pi}$ the precedence-choice graph of $\pi$. Let $a$ and $b$ such that $a <_\pi b$. Consider the modified permutation $\pi' = \tau_{ab} \circ \pi$ where $a$ and $b$ have been simply transposed. Then,

\[
\begin{align*}
\sigma_{\pi'} &= \sigma_{\pi} \circ \tau_{ab} \\
\widehat{C}(\pi') &= \widehat{C}(\pi)
\end{align*}
\]

\[ \text{Proof of Lemma 3} \]

Let us denote $U$, $V$ and $W$ the strings of intervals (possibly empty) respectively before, between and after $(a, b)$ in $\pi$. Hence, $\pi = (UaVbW)$ and $\pi' = (UbVaW)$. Let us also denote the string $\sigma(a_1)\sigma(a_2)\ldots\sigma(a_m)$ by $\sigma(a_1a_2\ldots a_m)$.

By applying Matching-Greedy on both permutations, we trivially obtain $\sigma_{\pi}(U) = \sigma_{\pi'}(U)$, then $\sigma_{\pi}(UaV) = \sigma_{\pi'}(UaV)$, $\sigma_{\pi}(UaVb) = \sigma_{\pi'}(UaVb)$ and eventually $\sigma_{\pi}(\pi) = \sigma_{\pi'}(\pi')$. Point (1) follows.

Now, let us figure out the equality (2) $C(\pi) - \hat{C}(\pi') = 0$. First, from $\hat{c}(a, \sigma_{\pi}(a)) < \hat{c}(a, \sigma_{\pi}(b))$ we get $o(\sigma_{\pi}(a)) \in [e(a), o(\sigma_{\pi}(b))] = G_{ab}$ and from $\hat{c}(b, \sigma_{\pi}(a)) < \hat{c}(b, \sigma_{\pi}(b))$ we get $o(\sigma_{\pi}(a)) \in [e(b), o(\sigma_{\pi}(b))] = G_{bb}$. Now denote by $\perp$ the bottom of $G_{ab} \cup G_{bb} = G_{\perp}$ i.e. $e(a)$ if $G_{bb} \subset G_{ab}$ and $e(b)$ otherwise. Then, $\forall x \in \{e(a), e(b), o(\sigma_{\pi}(a)), o(\sigma_{\pi}(b))\}$, $x \in G_{\perp}$.

Hence, for all $s \in \{a, b\}$ and $t \in \{\sigma_{\pi}(a), \sigma_{\pi}(b)\}$,

\[
\hat{c}(s, t) = (o(t) - \perp) \mod L - (e(s) - \perp) \mod L
\]

Finally, from (1), we get $\hat{C}(\pi) - \hat{C}(\pi') = \hat{c}(a, \sigma_{\pi}(a)) + \hat{c}(b, \sigma_{\pi}(b)) - \hat{c}(a, \sigma_{\pi}(b)) - \hat{c}(b, \sigma_{\pi}(a))$ which simplifies to 0 thanks to equation (3)\footnote{$\tau_{ab}$ is the permutation that transposes $a$ and $b$, $\circ$ is the composition operator, $g \circ f(x) = g(f(x))$.}.\]
6.1.2 Optimality of Matching-Greedy

Theorems given in this section show a bijection between the set of precedence-choice graph for all permutations and the set of all optimal matching. In particular it states the optimality of the Matching-Greedy algorithm.

Theorem 1 For each ordering $\pi$, then $\sigma = \text{Matching-Greedy}(\pi)$ is an optimal matching.

The following lemma is necessary for the proof of Theorem 1. It states that each matching obtained from the Matching-Greedy algorithm is characterized by its precedence-choice graph.

Theorem 2 Let $\sigma$ be an optimal matching, $p_\sigma$ its corresponding precedence-choice graph pre-order. Then, for each linear extension $\overline{p_\sigma}$ of $p_\sigma$, $\text{Matching-Greedy}(\overline{p_\sigma}) = \sigma$.

Lemma 4 Let $\pi$ be a permutation, and $\sigma_\pi = \text{Matching-Greedy}(\pi)$. Let $p$ be the pre-order corresponding to the precedence-choice graph $P_\pi$.

Then for each linear extension $\overline{p}$ of $p$, $\text{Matching-Greedy}(\overline{p}) = \sigma_\pi$.

Proof of Theorem 2 Let $\sigma$ be an optimal matching, $p_\sigma = (V,E)$ the corresponding precedence-choice graph pre-order, $\overline{\pi} = \overline{p_\sigma}$ a linear extension of $p_\sigma$ and $\sigma' = \text{Matching-Greedy}(\overline{\pi})$.

By construction, there exists no interval $I$ such that $I <_{p_\sigma} I_{\pi(1)}$. Hence, $I_k = \sigma(I_{\pi(1)})$ minimizes the value $\hat{c}_c(I_{\pi(1)},I_k)$ and $\sigma(I_{\pi(1)}) = \sigma'(I_{\pi(1)})$. Then, by recurrence on $\pi$, suppose that $\forall i \in \{1, 2, \ldots, m-1\}$, $\sigma(I_{\pi(i)}) = \sigma'(I_{\pi(i)})$. Consider, $I_k = \sigma(I_{\pi(j)})$ such that $\hat{c}_c(I_{\pi(m)},I_k) < \hat{c}_c(I_{\pi(m)},\sigma(I_{\pi(m)}))$, then by definition of $p_\sigma$, $I_{\pi(j)} <_{p_\sigma} I_{\pi(m)}$ and $j < m$. Hence $\sigma(I_{\pi(m)})$ minimizes $\hat{c}_c(I_{\pi(m)},I_k)$ over all the remaining intervals. In other words, $\sigma(I_{\pi(m)}) = \sigma'(I_{\pi(m)})$.

Eventually, $\sigma = \sigma'$.

Proof of Lemma 4 By contradiction: so let $\sigma' = \text{Matching-Greedy}(\overline{p})$ with $\overline{p}$ a linear extension of $p$ and let us suppose that $\exists a \mid \sigma(a) \neq \sigma'(a)$. We take $a$ as small as possible for $\overline{p}$. Then, from the definition of $\hat{c}_c$, $\hat{c}_c(a,\sigma(a)) \neq \hat{c}_c(a,\sigma'(a))$.

If $\hat{c}_c(a,\sigma'(a)) > \hat{c}_c(a,\sigma(a))$ then it means that there exists $b$ such that $\sigma'(b) = \sigma(a)$, and $b <_{\overline{p}} a$. As $\sigma(b) \neq \sigma(a)$, $\sigma(b) \neq \sigma'(b)$, which is contradictory to the fact that $a$ was the smallest.

If $\hat{c}_c(a,\sigma'(a)) < \hat{c}_c(a,\sigma(a))$. As $a$ didn’t choose $\sigma'(a)$ with $\pi$, it means that there exists $b$ such that $b < a$ and $\sigma(b) = \sigma'(a)$. Hence $\hat{c}_c(a,\sigma(b)) < \hat{c}_c(a,\sigma(a))$ so $b <_{p} a$. But $a <_{\overline{p}} b$ and $\overline{p}$ is not a linear extension of $p$.

Proof of Theorem 1 Let $\pi$ be a permutation, $\sigma_\pi = \text{Matching-Greedy}(\pi)$. Consider also an optimal coupling $\sigma_{opt}$ and $\pi_{opt}$ its corresponding ordering $\pi_{opt}$ such that $\text{Matching-Greedy}(\pi_{opt}) = \sigma_{opt}$ (Theorem 2). Among all possible optimal matchings, let us consider one that minimizes $d(\pi,\pi_{opt})$. Let us show by contradiction that $d(\pi,\pi_{opt}) = 0$. So, suppose that $\pi \neq \pi_{opt}$. We can write $\pi = (UaV)$ and $\pi_{opt} = (UWbaZ)$. Consider $\pi'_{opt} = (UWabZ) = \tau_{ab} \circ \pi$ where $a$ and $b$ have been swapped. From Lemma 3, $\tilde{C}(\pi_{opt}) = \tilde{C}(\pi'_{opt})$, so $\text{Matching-Greedy}(\pi'_{opt}) = \sigma'_{opt}$ is still optimal. But, $d(\pi,\pi'_{opt}) = d(\pi,\pi_{opt}) - 1$ which contradicts the minimality of the distance to $\pi$. Hence, $\pi_{opt} = \pi$ and $\sigma = \sigma_{opt}$ is an optimal matching.

6.2 Optimal circuit with Cycle-Merge

The goal of this section is to prove the optimality of the algorithm Cycle-Merge. Theorem 3 states that the simple merge process does not degrade the matching. Theorem 4 states that when no simple merge can be performed, remaining cycles can be merged using a final merge process that degrades the solution by an additional constant $L$. Theorem 5 states that whatever ordering has been used by the Matching-Greedy algorithm it leads to the same connected components thus to a non (simple) mergeable solution. This proves the optimality of the obtained circuit.
Theorem 3 (simple merge) Let \( \sigma \) be a matching of \( \mathcal{I} \), \( \sigma' \) be the matching after a simple merge. Then \( \hat{C}(\sigma') \leq \hat{C}(\sigma) \). In particular if \( \sigma \) is an optimal matching then \( \sigma' \) is also optimal.

Proof of Theorem 3 Because \( \overline{G_i} \cap \overline{G_j} \neq \emptyset \) either \( e(I_i) \subset \overline{G_j} \) or \( e(I_j) \subset \overline{G_i} \). Suppose for convenience that \( e(I_j) \subset \overline{G_i} \). Then, there are three possibilities as described in Figure 9. Let us denote by \( G' = (\mathcal{I}, \mathcal{J}) = [e(I_i), o(\sigma(I_j))] \) and \( G'_j = (\mathcal{I}, \mathcal{J}) = [e(I_j), o(\sigma(I_j))] \). The reader can easily check that for each cases, \( \hat{c}(G'_i) + \hat{c}(G'_j) \leq \hat{c}(G_i) + \hat{c}(G_j) \) which proves the theorem. 

![Figure 9: Three different schemes when \( \overline{G_i} \cap \overline{G_j} \neq \emptyset \) either \( e(I_i) \subset \overline{G_j} \) or \( e(I_j) \subset \overline{G_i} \).](image)

Theorem 4 (final merge) Let \( \sigma \) be a matching of \( \mathcal{I} \) such that there remains no mergeable cycles. Let \( I_{\text{max}} \) be the largest interval of \( \mathcal{I} \): \( \hat{c}(I_{\text{max}}) = \max_{I \in \mathcal{I}} \hat{c}(I) \). Let \( C = \bigcup(I_{\text{max}}, \sigma(I_{\text{max}}), \ldots, \sigma^{(m-1)}(I_{\text{max}})) \) with \( \sigma^{(m)}(I_{\text{max}}) = I_{\text{max}} \). Suppose \( m \neq n \) i.e. there remains other disjoint cycles. Then, all other cycle \( C' \) of \( \sigma \) contains a gap included in \( I_{\text{max}} \) and the final merge merges all cycles into a unique cycle of cost \( \hat{C}(\sigma) + L \).

Proof of Theorem 4 Let \( C' = \bigcup(I_{i_1}, I_{i_2}, \ldots) \) be a cycle of \( \sigma \) disjoint to \( C \). Because \( C \) and \( C' \) are unmergeable, all gaps from \( C' \) are either contained in \( I_{\text{max}} \) or in \( \emptyset, L \setminus I_{\text{max}} \). Suppose all gaps of \( C' \) are outside of \( I_{\text{max}} \), then \( C' \) would contain an interval that includes \( I_{\text{max}} \) which contradicts its maximality. Hence, \( C' \) contains a gap included in \( I_{\text{max}} \).

The fact that, once \( I_{\text{max}} \) has been replaced by \( G_{\text{max}} \), the simple merge process converges to a unique cycle is due to the two following facts:

- \( C \) now contains a large gap \( G_{\text{max}} \) that intersect at least one gap from each other cycle.
- Whenever \( \sigma \) is an optimal coupling, the union of the union of gaps of two cycles is equal to the union of the gaps of the simple merged cycle of those two cycles. Hence, at each step, all remaining disjoint cycle can be simple merged to \( C \) because the union of the gaps from \( C \) still contains the interval \( I_{\text{max}} \).
**Theorem 5** Let $\sigma$ be an optimal matching of $I$, then $\sigma' = \text{Cycle-Merge}(I, \sigma)$ is an optimal Hamiltonian circuit.

**Proof of Theorem 5** The case where no final merge has been performed is straightforward: every circuit is a particular matching so our obtained circuit which is an optimal matching is also an optimal circuit. The hard point is when a final merge has been performed. The idea is to prove that in that case all optimal matching necessarily contains several disjoint cycles. The consequence is that there exists no Hamiltonian circuit of cost $\tilde{C}(\sigma)$. Then because the cost of a matching is a multiple of $L$, $\tilde{C}(\sigma') = \tilde{C}(\sigma) + L$ is minimal which will proves the theorem.

Hence, let us consider that $\sigma$ contains at least two disjoint cycles say $C$ and $C'$ and prove that for all optimal matching $\sigma_{opt}$ we have $\forall I \in C, \sigma_{opt}(I) \notin C'$. A nice consequence is that all optimal matching have the same connected components. To prove this, let us consider $I \in C$ and $\sigma_{opt}$. Because $C$ and $C'$ are not mergeable, there exists $I' \in C'$ such that $e(I) \in I'$. Now consider the set of intervals from $I \setminus C'$ that ends (respectively begins) in $I'$: $I_e = \{J \in I \setminus C', e(J) \in I'\}$ (resp. $I_o = \{J \in I \setminus C', o(J) \in I'\}$). Because $C'$ is not mergeable with $I \setminus C'$, all gaps that begin in $I'$ end in $I'$ and $\sigma(I_e) = I_o$. So, $\text{card}I_e = \text{card}I_o$. Now to conclude, remind Theorem 2 that states that all optimal matching is a “greedy” matching, and clearly in a greedy process $\sigma_{opt}(I_e) = I_o$. In particular $\sigma_{opt}(I) \in I \setminus C'$. $\blacksquare$
Appendix B: NP-completeness of the cache-placement problem

The goal of this appendix is to prove Theorem 6.

Theorem 6  \textsc{Min-Cache-Miss} is \textit{NP-complete}.

Proof of Theorem 6

1. The problem is in \textit{NP} : given a solution, the number of cache misses is calculated in \(O(T)\) with \(T\) the size of the trace.

2. The reduction is from \textsc{Graph K-Colorability} \[2\].

   Hence, let us consider a graph \(G = (V, E)\) with \(V = \{x_1, x_2, \ldots x_n\}\). Also, let \(G' = (V \cup \{p\}, E \cup (\bigcup_{i=1}^{n} \{v, x_i\}))\).

   ![Figure 10: A example of graph G and the corresponding graph G']

   Now, let \(P\) be the following program :

   \textbf{Program P}
   \begin{verbatim}
   do i = 1, n - 1
     do j = i + 1, n
       if \((x_i, x_j) \in E\) then
         do \(tmp = 1, \text{card}E + 2\)
         call \(X_i\)
         call \(X_j\)
   \end{verbatim}

   Where \(X_1, \ldots, X_n\) are \(n\) functions of size \(l(P)\). Let us take \(l(P) = 1\) for convenience.

   The trace of \(P\) (unique in this case) is

   \[ T = P \prod_{(x_i, x_j) \in E} (X_iPX_jP)^{\text{card}E+2} \]

   Also, \(G'\) is \(k\)-colorable if and only if \(G\) is \((k - 1)\)-colorable.

   Finally, because the \textsc{Min-Cache-Miss} instance for \(P\) is linear with \(\text{card}E\) (no exponential growth...), Lemma 5 proves the theorem.

   \[\blacksquare\]

   \textbf{Lemma 5} \(G'\) is \(k\)-colorable if and only if the minimum number of cache misses for \(P\) with a cache of size \(k\) is less than \(2\text{card}E\).
Proof of Lemma 5

First, we prove that if $G'$ is $k$-colorable then we can build an allocation $o$ of cost $\hat{c}(o)$ less than $2\text{card}E$.

Let $c : V \rightarrow \{0, \ldots, k - 1\}$ be a coloration of $G'$. Our allocation is a direct mapping of the coloration: $o(P) = c(p)$ and for each $i$, $o(X_i) = c(x_i)$.

Now,

- because $p$ is connected to every vertex, no other procedure than $P$ has the 0 offset, so there is no cache miss with $P$,
- because two neighbor vertices have a different color, there is also no cache misses in the do loop indexed by $tmp$.

Hence, the only possible cache misses are when there is a transition of edge in the program. For each transition point, the maximum number of cache misses is two: when the two newer procedures are not loaded.

Consequently, there is less than $2\text{card}E$ cache misses.

Secondly, we prove by contradiction that if the minimum allocation cost is less than $2\text{card}E$ then $G'$ is $k$-colorable. So suppose that $G'$ is not $k$-colorable. Let $o$ be an optimal allocation of cost $\text{Miss}_T(o) \leq 2\text{card}E$. Let $c : v \rightarrow o(P); x_i \rightarrow o(X_i)$. Then there exists $(x_i, x_j) \in E$ so that $c(x_i) = c(x_j)$. Then $o(X_i) = o(X_j)$: it means that the trace $(X_i P X_j P)^{\text{card}E+2}$ will create $2(\text{card}E + 2) - 2$ conflict-cache misses, which is greater than $2\text{card}E$. ■
Algorithm 5
procedure Build-Interval-Origins-RDL(\(I, L\))
    foreach \(i \leftarrow (1, \ldots, n)\) do
        \(\lambda_0 \leftarrow o(I[i])\)
        RDL-Insert(\(L, \lambda_0, i\))
    return

Algorithm 6
procedure Build-Interval-Ends-RDL(\(I, L\))
    foreach \(i \leftarrow (1, \ldots, n)\) do
        \(\lambda_e \leftarrow e(I[i])\)
        RDL-Insert(\(L, \lambda_e, i\))
    return

Algorithm 7
procedure Build-Nearest-Origins-DSF(\(I, \Lambda\))
    foreach \(i \leftarrow (1, \ldots, n)\) do
        \(\lambda \leftarrow o(I[i])\)
        DSF-Insert(\(\Lambda, \lambda\))
        \(\lambda_n \leftarrow \lambda\)
        \(k \leftarrow (\lambda_n - 1) \mod L\)
        while \(k \neq \lambda_n\) do
            if not DSF-Contains(\(\Lambda, k\)) then
                DSF-Insert(\(\Lambda, k\))
                \(\lambda \leftarrow \lambda_n\)
            else
                \(k \leftarrow k\)
            \(k \leftarrow (k - 1) \mod L\)
        return

Algorithm 8
procedure Build-Cycles-DSF(\(\sigma, C\))
    foreach \(i \leftarrow (1, \ldots, n)\) do
        if not DSF-Contains(\(C, i\)) then
            DSF-Insert(\(C, i\))
        \(C \leftarrow i\)
        \(j \leftarrow \sigma[i]\)
        while not DSF-Contains(\(C, j\)) then
            DSF-Insert(\(C, j\))
            \(C \leftarrow \text{DSF-Union}(C, C, j)\)
        \(j \leftarrow \sigma[j]\)
    return

Algorithm 9
procedure Final-Merge(\(I, \sigma\))
    \(\hat{c}_{\text{max}} \leftarrow -1\)
    for \(i \leftarrow (0, \ldots, n)\) then
        if \(c(I[i]) > \hat{c}_{\text{max}}\) then
            \(\hat{c}_{\text{max}} \leftarrow c(I[i])\)
            \(i_{\text{max}} \leftarrow i\)
        \(I' \leftarrow I\)
        \(I'[i_{\text{max}}] \leftarrow [o(I[i_{\text{max}}]), o(I[i_{\text{max}}])]\)
        Simple-Merge(\(I', \sigma\))
Algorithm 10

procedure Cycle-Merge($\mathcal{I}$)
    $\sigma \leftarrow \text{Array-New}(n)$
    $\text{Matching-Greedy}(\mathcal{I}, \sigma)$
    $N_{\text{cycles}} \leftarrow \text{Simple-Merge}(\mathcal{I}, \sigma)$
    if $N_{\text{cycles}} > 1$ then
        $\text{Final-Merge}(\mathcal{I}, \sigma)$
    return $\sigma$