A. Avizienis, Signed-digit number representations for fast parallel arithmetic, IRE Transactions on Electronic Computers, vol.10, pp.389-400, 1961.

D. Bernstein, M. Rodeh, and I. Gerner, On the complexity o f s c heduling problems for parallel/pipelined machines, IEEE-Transactions on Computers, vol.38, pp.348-357, 1989.

J. Duprat and M. Fiallos, On the simulation of pipelining of fully digit on-line oating-point adder networks on massively parallel computers, Second Joint Conference o n V ector and Parallel Processing, pp.707-712, 1992.

J. Duprat, M. Fiallos, J. M. Muller, and H. J. Yeh, Delays of on-line oating-point operators in borrow s a ve notation, Algorithms and Parallel VLSI Architectures II, pp.273-278, 1991.

H. El-rewini and T. G. Lewis, Scheduling parallel programs tasks onto arbitrary target architectures, Journal of Parallel and Distributed Computing, vol.9, pp.138-153, 1990.

M. D. Ercegovac, On-line arithmetic: an overview, SPIE, editor, SPIE, Real Time Signal Processing VII, pp.86-93, 1984.

M. D. Ercegovac and K. Trivedi, On-line algorithms for division and multiplication, IEEE Trans. Comp., C, vol.26, issue.7, pp.681-687, 1977.

R. Fujimoto, Parallel discrete event simulation, Communications of the ACM, vol.33, issue.10, pp.28-53, 1990.

A. Guyot, Y. Herreros, and J. M. Muller, Janus, an on-line multiplier/divider for manipulating large numbers, IEEE 9th Symposium on Computer Arithmetic, pp.106-111, 1989.
URL : https://hal.archives-ouvertes.fr/hal-00014975

S. Kla, Calcul Parall ele et En-Ligne des Fonctions Arithm etiques, 1993.

, MasPar Computer Corporation. MasPar Parallel Application Language(MPL) -User Guide, 1991.

J. Misra, Distributed discrete-event simulation, Computer Surveys, vol.18, issue.1, pp.39-65, 1986.

J. M. Muller, Arithmetique des Ordinateurs, 1989.
URL : https://hal.archives-ouvertes.fr/ensl-00086707

J. Nickolls, The design of the maspar mp-1: A cost eeective massively parallel computer, IEEE, pp.25-28, 1990.

T. R. Stiemerling, Design and Simulation of an MIMD Shared memory multiprocessor with interleaved instruction streams, 1991.