Parallel out-of-core matrix inversion
Eddy Caron, Gil Utard

To cite this version:

HAL Id: hal-02101901
https://hal-lara.archives-ouvertes.fr/hal-02101901
Submitted on 17 Apr 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Parallel Out-of-Core Matrix Inversion

Eddy Caron
Gil Utard

Janvier 2002

Research Report № 2002-04
Parallel Out-of-Core Matrix Inversion

Eddy Caron
Gil Utard
Janvier 2002

Abstract
This paper presents a parallel out-of-core algorithm to invert huge matrices, that is when size of matrices is larger than the available physical memory by one or more orders of magnitude. Preliminary performance results are shown for a commodity cluster. An accurate prediction performance model of the algorithm is given. Thanks to the prediction model, optimizations which avoid the overhead of the out-of-core algorithm are derived. Performances of the optimized algorithm using a $O(N)$ memory size are similar to the performances of the best known parallel in-core algorithm using a $O(N^2)$ memory size (where $N$ is the matrix order). There is no memory restriction for inversion of huge matrices!

Keywords: Data-parallelism, out-of-core, matrix factorization

Résumé
Ce papier présente un algorithme out-of-core pour l’inversion de matrices de taille supérieure à la capacité mémoire physique disponible. Une modélisation de l’algorithme est proposée dans ce rapport. Cette modélisation est ensuite validée par des expérimentations menées sur une architecture de type graphe. Outre, le fait que ce modèle nous permet de prédire les temps d’exécution, nous pouvons également extraire les surcoûts out-of-core et proposer des optimisations pour en éviter les effets. L’algorithme ainsi optimisé utilise une taille mémoire en $O(N)$ pour des performances similaires au cas in-core qui utilise une taille mémoire en $O(N^2)$ (où $N$ est l’ordre de la matrice). Il n’y a plus de limite mémoire pour l’inversion matricielle !

Mots-clés: Parallélisme de donnée, out-of-core, factorization de matrices
Parallel Out-of-Core Matrix Inversion\

Eddy Caron† and Gil Utard†

ReMaP/LIP
UMR CNRS - ENS Lyon - INRIA 5668
Ecole Normale Supérieure de Lyon
69364 Lyon Cedex 07
(Eddy.Caron,Gil.Utard)@ens-lyon.fr

17th January 2002

1 Introduction

Many of important computational applications involve solving problems with very large data sets [9]. For example astronomical simulation [10], crash test simulation [5], global climate modeling, and many other scientific and engineering problems can involve data sets that are too large to fit in main memory. Using parallelism can reduce the computation time and increase the available memory size, but for challenging applications the memory is always insufficient in size: for instance in a mesh decomposition of a mechanical problem, a scientist would like to increase accuracy by an increase of the mesh size. Those applications are referred as “parallel out-of-core” applications.

Matrix inversion is used by many applications as a direct method to solve linear systems. Thus, the importance of optimizing this routine has not to be proved because of the increasing demand of applications dealing with large matrices. To increase the available memory size, a trivial solution is to use the virtual memory mechanism present in modern operating system. Unfortunately, in [2] we shown this solution is inefficient if standard paging policy is employed. To get the best performances, the algorithm must be generally restructured with explicit I/O calls.

This paper presents a new algorithm for parallel out-of-core matrix inversion. This algorithm is derived of our works on the parallel out-of-core matrix factorization [3], where we revisited previous parallel out-of-core factorization algorithms [1, 11, 8]. We implemented our algorithm with the ScALAPACK library. Preliminary performance results are shown for a commodity cluster. An accurate prediction performance model of the algorithm is given. Thanks to the prediction model, optimizations which avoid the overhead of the out-of-core algorithm are derived.

In Section 2 we describe the mathematical basis of the matrix inversion from LU factorization, and its parallelization. In Section 3, we present the parallel out-of-core algorithm. In Section 4 we derive a performance prediction model of the algorithm for commodity cluster. We show the accuracy of this model by experimentation. In Section 5 we analyze the overhead of the algorithm and show how to avoid it.

†This work is supported by a grant of the “Pôle de Modélisation de la Région Picardie”.

††This work has been done while the author was at LaRIS, Amiens, France.
2 Matrix Inversion from LU factorization

The computation of the inverse of a matrix $A = (a_{ij})_{1 \leq i,j \leq N}$ can be derived from its LU factorization. The LU factorization of a matrix $A = (a_{ij})_{1 \leq i,j \leq N}$ is the decomposition of $A$ as a product of two matrices $L = (l_{ij})_{1 \leq i,j \leq N}$ and $U = (u_{ij})_{1 \leq i,j \leq N}$, such that $A = LU$ where $L$ is lower triangular (i.e. $l_{ij} = 0$ for $1 \leq j < i \leq N$) and $U$ is upper triangular (i.e. $u_{ij} = 0$ for $1 \leq i < j \leq N$).

From this decomposition, the inverse matrix $A^{-1}$ can be obtained by two triangular solve (or backward substitution). Let $I$ be the identity matrix: $AA^{-1} = I$ implies $LU^{-1} = I$. Let $Y = UA^{-1}$, $Y$ is determined by backward substitution such that $LY = I$. The inverse matrix $A^{-1}$ is determined by a second backward substitution $UA^{-1} = Y$.

Generally, for numerical stability, the LU decomposition is computed using partial pivoting. The pivoting information is represented by a permutation matrix $P$, such that $PA = LU$. So $A^{-1}$ is derived from the permutation of the identity matrix $PI$.

First, we present the LU factorization and the backward substitution by block, then their parallelization in ScaLAPACK.

2.1 Blocked LU factorization

A well known method for parallelization of the LU factorization is based on the block right-looking algorithm. This algorithm is based on a block decomposition of matrices $A$, $L$ and $U$:

$$
\begin{pmatrix}
A_{00} & A_{01} \\
A_{10} & A_{11}
\end{pmatrix}
= 
\begin{pmatrix}
L_{00} & 0 \\
L_{10} & L_{11}
\end{pmatrix}
\begin{pmatrix}
U_{00} & U_{01} \\
0 & U_{11}
\end{pmatrix}
$$

This block decomposition gives the following equations:

$$
\begin{align}
A_{00} &= L_{00}U_{00} \\
A_{01} &= L_{00}U_{01} \\
A_{10} &= L_{10}U_{00} \\
A_{11} &= L_{10}U_{01} + L_{11}U_{11}
\end{align}
$$

These equations lead to the following recursive algorithm:

1. Compute the factorization $A_{00} = L_{00}U_{00}$ in equation (1) (may be by another method).
2. Compute $L_{01}$ (resp. $U_{10}$) from equation (2) (resp. (3)). This computation can be done by triangular solve ($L_{00}$ and $U_{00}$ are triangular).
3. Compute $L_{11}$ and $U_{11}$ from equation (4):
   (a) Compute the new matrix $A' = A_{11} - L_{10}U_{01}$.
   (b) Recursively factorize $A' = L_{11}U_{11}$.

This algorithm is called right-looking because once new matrix $A'$ is computed, the left part ($L_{00}$ and $L_{01}$) of the matrix is not used in the recursive computation. It is also true for the upper part ($U_{00}$ and $U_{10}$). Moreover, it is easy to show that this computation can be done data in place: only one array is necessary to hold initial matrix $A$ and resulting matrices $L$ and $U$.

For numerical stability, partial pivoting (generally row pivoting) is introduced in the computation. Then, the result of the factorization is matrices $L$ and $U$ plus the permutation matrix $P$ such that $PA = LU$.

In right looking algorithm with partial pivoting, the factorization of $A_{00}$ and the computation of $L_{01}$ are merged in the first step. For the sake of presentation, we present an algorithm with partial pivoting (data in place) where row interchanges are applied in two stages.
Figure 1: A recursive call to the right-looking algorithm. Horizontal lines represent pivoting. Dashed lines represent part of rows which are not yet pivoted.

1a. Compute factorization $P \begin{pmatrix} A_{00} \\ A_{10} \end{pmatrix} = \begin{pmatrix} L_{00} \\ L_{10} \end{pmatrix} U_{00}$ where $P$ is permutation matrix which represents partial pivoting: the left part of matrix $A$ (i.e. $\begin{pmatrix} A_{00} \\ A_{10} \end{pmatrix}$) is factorized.

1b. Apply pivot $P$ to the right part of matrix $A$ (i.e. $\begin{pmatrix} A_{01} \\ A_{11} \end{pmatrix}$).

2. Compute $U_{01}$ from equation (2).

3a. Compute new matrix $A' = A_{11} - L_{10} U_{01}$.

3b. Compute $L_{11}, U_{11}$ and $P'$ by a recursive call of factorization $P'A' = L_{11} U_{11}$ ($P'$ is the permutation matrix.)

4. Apply pivot $P'$ to the lower left part of matrix $A$ (i.e. the $L_{10}$ computed in the first step). Finally, return the composition of $P$ and $P'$.

Figure 1 shows the different steps for the second recursive call of the right-looking factorization:

### 2.2 Blocked triangular substitution

This approach is also based on block decomposition of matrices. Consider

$$\begin{pmatrix} L_{00} & 0 \\ L_{10} & L_{11} \end{pmatrix} \begin{pmatrix} X_{00} & X_{01} \\ X_{10} & X_{11} \end{pmatrix} = \begin{pmatrix} I_{00} & I_{01} \\ I_{10} & I_{11} \end{pmatrix}$$

This block decomposition gives the following equations:

$$L_{00}X_{00} = I_{00} \quad (5) \quad L_{10}X_{00} + L_{11}X_{10} = I_{10} \quad (7)$$

$$L_{00}X_{01} = I_{01} \quad (6) \quad L_{10}X_{01} + L_{11}X_{11} = I_{11} \quad (8)$$

These equations lead to the following recursive algorithm:

1. Solve the triangular resolution $L_{00}X_{00} = I_{00}$ (equation (5)) and solve $L_{00}X_{01} = I_{01}$ (equation (6)).

2. Determine $X_{10}$ from equation (7) and (8):
   - Compute matrices $I'_{10} = I_{10} - L_{10}X_{00}$, and $I'_{11} = I_{11} - L_{10}X_{01}$

3. Solve recursively $L_{11}X_{10} = I'_{10}$ and $L_{11}X_{11} = I'_{11}$
2.3 Parallelization in ScaLAPACK

In ScaLAPACK the parallel LU factorization corresponds to the \texttt{pdgetrf} function. This parallelization is based on a data-parallel approach: the matrix is distributed on processors and the computation is distributed according to the \textit{owner compute rule}. The matrix is decomposed in \( k \times k \) blocks.

As noticed above, at each recursive application of the right looking algorithm, the left and upper part of the matrix is factorized (modulo a permutation in the lower left part of the matrix). So, for \textit{load balancing}, a cyclic distribution of the data is used.

As shown in figure 2, the matrix is distributed \textit{block cyclic} on a (virtual) grid of \( p \) rows and \( q \) columns of processors. The \textit{block decomposition} of the algorithm (shown in Figure 1) is corresponding to the \textit{block distribution} of the matrix. So step 1a of the algorithm is computed by one column of \( p \) processors; step 2 is computed by one row of the \( q \) processors; step 3a is computed by the whole grid. Pivoting step 1b (resp. 4) is executed concurrently by computation step 1a (resp. 3b).

Now let us describe more precisely the different steps of the algorithm. Step 1a is implemented by ScaLAPACK function \texttt{pdgetf2}, which factorize a block of columns. For each diagonal element of the upper block (i.e. \( A_{00} \)) the following operations are applied:

1. determine pivot by a \textit{reduce} communication primitive and \textit{exchange} the pivot row with the current row;

2. \textit{broadcast} the pivot row on columns of processors;

3. \textit{scale}, i.e. divide, the column under pivot by the pivot value and update the matrix elements on the right of the column.

Step 2 of the algorithm is implemented by ScaLAPACK function \texttt{pdtrsm}: the left-upper block (i.e. \( A_{00} \)) is \textit{broadcast} to the processors line followed by a (BLAS) triangular solve.

Step 3a is implemented by ScaLAPACK function \texttt{pdgemm}: the blocks corresponding to \( U_{01} \) are broadcast on columns (of processors); the blocks corresponding to \( L_{10} \) are broadcast on rows (of processors); then the blocks are multiplied to update \( A' \).

In ScaLAPACK the function \texttt{pdtrsm} implement the parallel substitution. The matrix is distributed like the LU decomposition (Figure 2). Step 1 of the algorithm is computed by one row of \( q \) processors; step 2 is computed by the whole grid.

The Figure 3 describes the different steps of the algorithm. Step 1 is implemented by ScaLAPACK function \texttt{pdtrsm}, which perform a parallel triangular substitution with a square matrix. First the algorithm broadcast the data needed for the triangular solve (step 1a) and compute it (step 1b). In another words this step solve equations (5) and (6). Step 2 is called by ScaLAPACK with function \texttt{pdgemm}, which upgrades the rest of the matrix by multiplication. We can see again two parts, data communication part (step 2a) and the computing part (step 2b). This step compute equations (7) and (8) in the same time.
3 Parallel out-of-core algorithm

Now, we consider the situation where matrix $A$ is too large to fit in main memory. First we present the parallel out-of-core LU factorization (*left-right looking* algorithm) and the parallel out-of-core triangular substitution.

3.1 Parallel out-of-core LU factorization

We present the parallel out-of-core left right looking LU factorization algorithm used by the ScaLAPACK routine `pfdgetrf` for parallel out-of-core LU factorization [6]. Similar algorithms are also described in [11, 8]. In the algorithm the matrix is divided in blocks of columns called *superblocks*. The width of the superblock is determined by the amount of physical available memory.

Like the previous parallel algorithm, the matrix is logically block cyclically distributed on the $p \times q$ grid of processors. But only blocks of the current superblock are in main memory, the others are on disk.

The parallel out-of-core algorithm is an extension of the parallel in-core algorithm. It factorizes the matrix from left to right, superblock by superblock. Each time a new superblock of the matrix is fetched in memory (called the *active* superblock), all previous pivoting and update of a history of the right-looking algorithm are applied to the active superblock. To do this update, each superblock lying on the left of the active superblock is read again. Once the update is finished, the right-looking algorithm resumes on the updated superblock, and the factorized active superblock is written on the disk. Once the last superblock is factorized, the matrix is read again to apply the remaining row pivoting of the recursive phases (step 4).

The update of each active superblock is summarized in Figure 4. When a left superblock is considered (called the *current* superblock), the update consists in applying row pivoting to the active superblock and:

1'. reading the under-diagonal part of a current superblock;

2'. computing the $U_{01}$ part of the active superblock by a triangular solve (function `pdttrsm`);
3'. updating $A_{11}$, i.e. sub the product of $U_{01}$ part of the active superblock by $L_{10}$ of the current superblock (function `pdgemm`).

### 3.2 Parallel out-of-core triangular substitution

Superblock decomposition of the matrix is also used. The algorithm performs this substitution between two out-of-core matrices. The $X$ matrix is computed superblock per superblock. For each superblock, the whole $L$ matrix is also read superblock per superblock. In another words for each superblock of $X$ the algorithm performs a triangular out-of-core substitution with $L$.

Let $L_0, L_1,..., L_B$ the superblocks of the matrix $L$. Let $X_0, X_1,..., X_B$ the superblocks of the matrix $X$. The Figure 5 shows a macroscopic view of one step of the out-of-core triangular substitution. For each superblock $i$ of $X$ and $I$, the parallel computation described in this figure is applied for each superblock $j$ of $L$. Note that in the real program $X$ and $I$ are the same matrix.

![Figure 5: Macroscopic view of one step the out-of-core triangular substitution](image)

The parallel computation done in this step is similar to the original parallel triangular substitution (section 2.2). The difference is the matrix is rectangular instead of square. In first, the algorithm perform a parallel triangular substitution on the diagonal $L_i^1 X_i^1 = I_i^1$. Using the parallel algorithm previously described in section 2.2. In second, the algorithm compute a parallel matrix multiplication to upgrade $X_i^2$, with $X_i^2 = I_i^2 - L_i^2 X_i^1$.

### 4 Performances Prediction

In this section we present an architectural model for cluster and a execution time prediction of the parallel out-of-core matrix inversion algorithm previously described.

#### 4.1 Architectural Model

Our architectural model of a cluster is a distributed memory machine with an interconnection network and one disk on each node. Each node stores its blocks on its own disk. Let characterize this kind of architecture by some constants representing the computation time, the communication time and the IO time.

**Computation time.** It is usually based on the time required for the computation of one floating point operation on one processor and is represented by a constant $\alpha$. In fact, this time is not constant and depends on processor memory hierarchy and on the kind of computation. For instance a matrix multiplication algorithm exhibits good cache reuse whereas product of a vector by a scale has poor temporal locality. So we distinguish three times for floating point operations which appear in the algorithm: $\alpha_m$ for matrix multiplication, $\alpha_t$ for triangular solve, and $\alpha_s$ for scaling of vectors.
Communication time. As usual, the communication time is represented by the $\beta + V \tau$ model, where $\beta$ is the startup time and $\tau$ is the time to transmit one unit of datum and $V$ is the volume of data to communicate. We consider only broadcast communication in our model. The constants $\beta$ and $\tau$ are dependent on the topology of the virtual grid: $\beta_p^q$ is the startup time for a column of $p$ processors to broadcast data on their rows, and $1/\tau_p^q$ represents the throughput. Similarly $\beta_q^p$ and $\tau_q^p$ denote time for one row of $q$ processors to broadcast data on their columns. These functions depend on the communication network. For instance, for a cluster of workstations with a switch, the broadcast can be implemented by a tree diffusion. Then $\beta_p^q = \log_2 q \times \beta$ and $\tau_q^p = \log_2 q \times \frac{\tau}{p}$ where $\beta$ is the startup communication time for one node and $1/\tau$ the throughput of the medium. With a hub (i.e. a bus), the model is: $\beta_p^q = p(q - 1) \times \beta$ and $\tau_q^p = \tau$ if $q > 1$, $\tau_q^p = 0$ if $q = 1$.

IO time. The IO time is based on the throughput of a disk. Let $\tau_{io}^p$ be the time to read or write one word for one disk, then $\tau_{io}^p = \frac{\tau_{io}}{p}$ is the time to read or write $p$ words in parallel for $p$ independent disks.

4.2 Modeling

To model the algorithm, we estimate the time used by each function. For each function, we distinguish computation time and communication time, and we distinguish the intrinsic cost time of the parallel right-looking algorithm and cost time introduced by the out-of-core extension.

Let $N$ be the matrix order, $K$ be the column width of superblock, the block size is $k \times k$. The grid of processors is composed of $p$ rows of $q$ columns. We have the following constraints for the different constants: $N$ is multiple of $K$ and $K$ is multiple of $k$ and $q$. Let $L = \frac{N}{K}$ be the block width of the matrix, $S = \frac{N}{K}$ the number of superblocks, and $B = \frac{K}{k}$ be the block width of a superblock. The Figure 7 shows the blocks used in the three main functions for a fixed active and current superblock.

In the next section we recall performance prediction model for the out-of-core parallel LU factorization presented in [3]. Then we present a performance prediction model for the parallel out-of-core triangular substitution.

4.3 LU Factorization modeling

The Figure 8 collects costs of the different steps of the algorithm. For the sake of simplicity, we don’t consider the pivoting cost in our analysis. This cost is mainly the cost of reduce operations for each element of the diagonal and the cost of row interchanges, plus the cost of re-read/write of the matrix. This time can be easily integrated in the analysis if necessary.

---

1Data are equi-distributed on processors.
pdgetf2 cost: Step 1 of the algorithm (ScaLAPACK function pdgetf2) is applied on block columns (of width k) under the diagonal. There are L such blocks. This computation is independent of the superblock size. For the computation cost, we distinguish the computation of blocks on the diagonal (9) and the computation on the blocks under the diagonal (10). The total computation time for pdgetf2 function for the whole N x N matrix is (11). For communications in pdgetf2, for each block on the diagonal and for each element on the diagonal, the right part is broadcasted to the processor column (12).

pdtrsm cost: Step 2 of the algorithm (computation of $U_{01}$) is applied on each block of row lying on right the diagonal: there is a triangular solve for each. The computation cost of a triangular solve between two blocks of size $k \times k$ is $\alpha k^3$. The total computation cost for every pdtrsm applied by the algorithm is (13). The communication cost for pdtrsm is the broadcast of diagonal blocks onto the processors row. One broadcast is done during the factorization of the active superblock (14), and another one is needed during the future updates (15).

pdgemm cost. Step 3 of the algorithm updates the trailing sub-matrix $A'$. The computation is mainly matrix multiply plus broadcast. For a trailing sub-matrix of order $H$, there are $(\frac{H}{k})^2$ block multiplications of size $k \times k$. The cost of such a multiplication is $2\alpha k^3$. The total computation cost is (16). For the communication cost, we distinguish cost of factorization of the active superblock and cost of the update of the active superblock. For the factorization of the superblock, the cost is the broadcast of one row of blocks and the broadcast of one columns of blocks (17). The Figure 4 illustrates the successive updates for an active superblock. Each block of column under diagonal in left superblock read are broadcasted (18). In the same time symmetric row of blocks of the current superblock are broadcasted (19).

IO cost: The IO cost corresponds to the read/write of the active superblock (20) and the read of left superblocks (21).

4.4 Parallel out-of-core substitution modeling

After the LU factorization, the algorithm makes two out-of-core triangular substitutions. The cost of forward and backward substitution are the same. We give the cost for one triangular substitution. Costs are sum up on Figure 9.
\[
\alpha_s = \sum_{j=1}^{n-k} \left( \sum_{i=1}^{n-k-k-1}(2i-2) + \sum_{i=1}^{n-k-1}(2j-1) \right) - \sum_{j=1}^{n-k} \sum_{i=1}^{n-k-j-1}(k+x+j \sum_{i=1}^{n-k-j-1}2(i-1))
\]

\[
= \alpha_s \left( \frac{k^2}{6} + \frac{k^2}{2} - \frac{k^2}{3} \right)
\]

\[
L \times \left( k \beta_p^q + \frac{(k+1)}{2} \gamma_p^q \right) = N \times \left[ \beta_p^q + \frac{(k+1)}{2} \gamma_p^q \right]
\]

\[
\frac{1}{q} \sum_{i=1}^{n-k-1} \alpha_k^3 \times i = \frac{\alpha_k}{q} \times (N^2k - Nk^2)
\]

\[
(SB-1) + \sum_{i=1}^{n-k-1} (i \times B) = SB-1 \times (\beta_p^q + k^2 \gamma_p^q) + \frac{S(S-1)}{2} (\beta_p^q + k^2 \gamma_p^q)
\]

\[
S^2 \left( \beta_p^q + k^2 \gamma_p^q \right) + \frac{S(S-1)}{2} (\beta_p^q + k^2 \gamma_p^q)
\]

\[
S^2 (B-1) \beta_p^q + \frac{S(S-1)}{2} (\beta_p^q + k^2 \gamma_p^q)
\]

**Figure 8:** Costs of the different steps of the left-right looking algorithm for out-of-core LU factorization.

\[
\sum_{i=1}^{n-k-1} \left( \frac{B(B-1)(k \beta_p^q + \frac{(k+1)}{2} \gamma_p^q) + (i-1)B^2 \beta_p^q + \frac{(i-1)}{2} \gamma_p^q)}{12k} \right)
\]

**Figure 9:** Costs of the different steps of parallel out-of-core substitution algorithm.
To perform triangular substitution, two main functions are called. Triangular substitution on square blocks (pgdtrsm) and upgrade the rest of the matrix by blocks multiplication (pgemm). For each function we distinguish two parts: communication and computation.

**pgdtrsm cost**: The computation time for out-of-core triangular substitution is equal to the blocks in-core version. The algorithm performs $S$ triangular substitution for each superblock of the first matrix, i.e. $S^2$ triangular substitution (22). The pgdtrsm communication consists of diagonal blocks broadcast to the row of processor. This block is send $S^2$ times. Thus, this cost is divided into the active superblocks communication (23) and the out-of-core overhead communication (24). The data communicated for upgrade the rest of matrix are broadcast through processors (25). The cost is like in-core version. The column broadcast is (26).

**pgemm cost**: The upgrade multiplication is applied under the diagonal. For each L superblock, the height is decreased by $K$ (27). Broadcasts needed for multiplication out-of-core upgrade are sent through the processors row. The size of this blocks is $K$ for the width. The height is determined by the diagonal. We assume that broadcast is performed by blocks. The active blocks cost is (28) and the out-of-core overhead is (29). The row block $K \times K$ is broadcast on processors column like in in-core version (30).

**IO cost**: IO accesses correspond to reading and writing the superblocks of result matrix (31) and reading superblocks of matrix $L$ and $U$ (32).

### 4.5 Experimental validation of the analytical model

To validate our prediction model, we ran the ScALAPACK out-of-core factorization program on a cluster of 8 PC-Celeron running Linux and interconnected by a Ethernet switch. Each node has 96 Mb of physical memory. The model described in the previous sections is instance with the following constants (experimental measurements):

$1/\alpha_q = 237 \text{ Mflops}, 1/\alpha_t = 123 \text{ Mflops}, 1/\alpha_s = 16 \text{ Mflops},$

$\beta_p^q = \beta_q^p = 1.7 \text{ ms}, 1/\tau_p^q = 1/\tau_q^p = 1.1 \text{ Mo/s}, 1/\tau_o = 1.8 \text{ Mo/s}$

The Figure 10 show the comparison between the running time and the predicted time (in italics) of the program. This Figure shows the comparison between the different functions of matrix inverse algorithm (for the triangular substitution we distinguished the communication and the computation time). For computation and communication, running time was close to the predicted time. There were some differences for IO times. It is mainly due to our rough model of IO: IO performances are more difficult to model because access file performances depend on the layout of the file on the disk (fragmentation).

### 5 Out-of-core overhead analysis

In comparison with the standard in-core algorithm, the overhead of the out-of-core algorithm is the extra IO cost and broadcasts (of columns) cost for the update of the active superblock: for each active superblock, left superblocks must be read and broadcast once again!

In [3], we demonstrated that with a correct distribution and with the overlap of IO by computation, it is possible to avoid the out-of-core overhead of the algorithm: we achieve the performance of
<table>
<thead>
<tr>
<th>M</th>
<th>K</th>
<th>p × q</th>
<th>LU</th>
<th>PGgtz-sa</th>
<th>Comm. Active</th>
<th>Postgres Update</th>
<th>PGdtz-sa</th>
<th>IO</th>
<th>Execution time</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.26 Gb</td>
<td>128</td>
<td>2,048</td>
<td>16</td>
<td>2,048 Mb/s</td>
<td>1.26 Gb</td>
<td>1.26 Gb</td>
<td>1.26 Gb</td>
<td>1.26 Gb</td>
<td>1.26 Gb</td>
</tr>
<tr>
<td>3.3 Gb</td>
<td>1024</td>
<td>4,096</td>
<td>16</td>
<td>4,096 Mb/s</td>
<td>1.024 Gb</td>
<td>1.024 Gb</td>
<td>1.024 Gb</td>
<td>1.024 Gb</td>
<td>1.024 Gb</td>
</tr>
</tbody>
</table>

Figure 10: Comparison of experimental and theoretical (in italic) running time and performance of the out-of-core matrix inverse algorithm. M is the matrix order, K the superblock width, p the number of rows of the processor grid, q the number of columns. S is then the number of superblocks. The size of the matrix in Gigabytes is given in the first column. Times are given in days (d), hours (h), minutes (m) and seconds (s). The last column shows the real and predicted performance in Mflops (Mf).
the in-core one. In the following, we demonstrate this result hold for the parallel out-of-core matrix inversion.

This overhead cost of matrix inversion is represented by equations (24) and (29) for communications and (32) for IO. It is easy to show that if \( K = N \) (i.e, \( S = 1 \)) then this cost is equal to zero: it is the in-core algorithm execution time.

The overhead cost is \( O(N^3) \), and is non negligible. In the following paragraph, we will show how to reduce this overhead cost. Let \( O_C = (24) + (29) \) be the overhead communication cost and \( O_{IO} = (32) \) be the overhead IO cost.

### 5.1 Reducing overhead communication cost

As shown by the model and experimental results, the topology of the grid of processors has a great influence on the overhead communication cost:

**Fact 1** If the number of columns \( q \) is equal to 1, then \( O_C = 0 \!)

If there is only one column of processors, there is no broadcast of column during the update. If we consider a communication model where broadcast cost is increasing with the number of processors, then the greater the number of columns is, the greater \( O_C \) is.

Figure 11 shows the influence of topology on the performances for the matrix inversion. In the same figure, there are plots for the predicted performances of the in-core algorithm. The constants are the constant of our small PC-Celeron cluster. The communication and IO costs for the update are prominent. The figure 12 shows the IO and communication ratio on the total execution time in this case.

### 5.2 Overlapping IO and computations

A trivial way to avoid the IO overhead is to overlap this IO by the computation. In [3], we presented an overlapping scheme for LU factorization. During updates of the active superblock, the left superblocks are read from left to right. An overlapping scheme is to read the next left superblock during the update of active superblock with the current one: if the time for this update is greater than the time for reading the next superblock, then the overhead IO cost is avoided.

In [3] we obtained the following result for the LU part. Let \( M \) be the amount of memory devoted to a superblock in one processor. For a matrix order \( N \) the width of a superblock is then \( K = \frac{MN}{N} \). Let \( O^p_{IO} \) the overhead IO cost not overlapped in this new scheme.

**Theorem 1** If the number of columns of processor \( q \) is equal to 1 and if

\[
pM \geq N \frac{t_{io}}{2\alpha}
\]

then

\[
O^p_{IO} = 0
\]

We propose a similar overlapping scheme for the triangular substitution. When the algorithm perform the computation part, i.e. triangular solve and matrix multiplication, between \( L_j \), \( X_i \) and \( I_i \), the next superblock \( L_{j+1} \) is prefetched. If the prefetch time is less than the computation time, then the overhead IO cost is null. We proved this theorem also holds for inversion (see Annex).
5.3 Toward a more general overlapping scheme

To avoid the communication overhead, we considered only one dimension distribution (processor column). With IO overlapping, the performance of the OoC algorithm is then equal to the performance of the IC algorithm with the same distribution. Unfortunately, for the IC algorithm one column distribution is the worst distribution (Fig. 11):

- the parallelism is reduced because the computation of $U_{01}$ in the LU part (see Section 2.3) is done by only one processor;
- due to partial pivoting the step 1a of LU decomposition (see Section 2.3) is fine grained and involves small communication (so a lot of communication latencies).

In [4], it is show that best performances are obtained with a grid width few rows. So, to improve performance, we have to use a two dimension distribution. To avoid communication update overhead, another overlapping scheme must be introduced. They are two approaches.

- The first is to reuse the work of Desprez et al. [7] where computation and communication are pipelined in basic ScaLAPACK routines (like pdtrsm and pdgemm).
- The second is to read ahead the second next superblock and communicate the next left superblock during the update of the active superblock with the current one.
Figure 12: Matrix Inversion: Overhead ratio for communication and IO.

The last approach requires more memory for the prefetched and communicated superblock. But in our description we considered that width of the active and the width of current superblock are equal. An idea to reduce the need for physical memory is to specify different widths for the active and the current superblock during the update: increase width of active superblock (i.e. computation time) and reduce width of current superblocks (i.e. read and communication time). These widths are function of different architectural constants (network and IO throughput, computation rate).

6 Conclusion

In this paper we have presented a parallel out-of-core matrix inversion algorithm with a performance prediction model of it. Performance model was validated by experiments. This algorithm is derived from the ScaLAPACK out-of-core LU factorization. Thanks to this modeling, we isolated the overhead introduced by the out-of-core version. We observed that the best virtual topology to suppress the communication overhead is one column of processor. We show that a straightforward overlapping scheme of the IO by the computations allows us to reduce the IO overhead of the algorithm. We determined the memory size which is necessary to avoid the IO overhead. The memory size needed is proportional to the square root of the matrix size.

To see if this result is practicable, consider a small cluster of PC-Celeron with 16 nodes and with a Fast-Ethernet switch. To invert a 80 Gigabytes matrix (a 100000 matrix order) we need 26 Mega Byte of memory per superblock (active, current and prefetched) per node, i.e. 78 Mbyte per node! The predicted execution time to factorize the matrix is 11 days without overlapping, and 9
days otherwise\textsuperscript{2}. If we substitute the Intel Celeron processors of 237 Mflops by Digital Alpha AXP processors of 757 Mflops, then the needed memory size per processor is 252 Mbytes! The predicted computation time is about 6 days without overlapping and about 4 days otherwise (1.5 faster). This last time is the estimated time for the in-core algorithm with the same topology (i.e., one column of 16 processors). With a better topology for the in-core algorithm (4 columns of 4 processors), the in-core algorithm takes 3 days to factorize the matrix, but the memory needed by node is 5 Gigabytes: 20 times greater than the memory necessary for the out-of-core version!

This result demonstrate that for some compute bound algorithm, like the matrix inverse computation, cluster computing is able to compete with classical supercomputer. A supercomputer has usually more memory than commodity cluster, but thanks to the out-of-core computation technique, this advantage disappears.

We plan to integrate the general overlapping scheme (communication and IO) described above.

Acknowledgment: Special thanks to Olivier Cozette (LaRIA) for his help in the development.

References


\textsuperscript{2}Checkpointing is implicit in out-of-core algorithms, so we can deal with fault tolerances!

Annexe: proof of Theorem 1

Let consider the resource needed to achieve such a total overlapping: We verify that the Theorem 1 also holds for the triangular substitution.

**Proof 1** From modelling we know that the reading time of the next left superblock is (33) where $H$ is the superblock height.

$$\quad (H - K) K^{\tau^{io}_{pq}} + \beta^{\tau}_{pq}$$  \hspace{1cm} (33)

We underestimate the update computation time, and we consider only the main cost of this update: the \texttt{pgemm} part.

$$\quad \frac{2(H - 1)K^2}{pq} \alpha_{g}$$  \hspace{1cm} (34)

Let add the communication cost. We assume, from theorem 1, we have just one processor column ($q = 1$):

$$\quad B k K \tau^{io}_{q} + B\beta^{io}_{q}$$  \hspace{1cm} (35)

Now consider the situation where the IO is overlapped by computation (i.e. $O_{IO}^p = 0$), that is $\frac{(34)+(35)}{(33)} \geq 1$. Note that if $\frac{(34)}{(33)} \geq 1$ then $\frac{(34)+(35)}{(33)} \geq 1$. So we restrict the problem to the following: determinate for which superblock width $K$:

$$\quad \frac{2(H - 1)K^2}{pq} \alpha_{g} \geq 1 \quad (36)$$

$$\quad \frac{H - 1}{H - K} \times \frac{2K\alpha_{g}}{pq\tau^{io}_{pq}} \geq 1$$  \hspace{1cm} (37)

The first part of this expression is always greater than 1. We know that $q = 1$ and $\tau^{io}_{pq} = \frac{t_{io}}{pq}$. We can evaluate boundary for $K$:

$$\quad \frac{2K\alpha_{g}}{t_{io}} \geq 1$$  \hspace{1cm} (38)

i.e.

$$\quad K \geq \frac{t_{io}}{2\alpha_{g}}$$  \hspace{1cm} (39)

To sum up $K = pqM/N$ and $q = 1$, if $pM \geq N \frac{K}{2\alpha}$ then $\frac{(34)}{(33)} \geq 1$, in another words $O_{IO}^p = 0$. 