A. Avizienis, Signed-digit number representations for fast parallel arithmetic. IRE Transactions on electronic computers, pp.389-400, 1961.

A. Bender, Milp based task mapping for heterogeneous multiprocessor systems, proceedings of the European Design Automation Conference 96 (EuroDAC'96), pp.1-9

N. N. Binh, M. Imai, and A. Shiomi, A new hw/sw partitioning algorithm for synthesizing the highest performance pipelined asips with multiple identical fus, proceedings of the European Design Automation Conference 9 6 ( E u r oDAC'96), pp.1-9

W. S. Briggs and D. W. Matula, A 17x69 multiply and add unit with redundant binary feedback and single cycle latency, Proceedings of the 11th Symposium on Computer Arithmetic, 1993.

P. K. Chan, V. G. Oklobdzija, M. D. Schlag, and C. D. Thomborson, Delay optimization of carry-skip adders and block carry-lookahead, proceedings of the 10th IEEE Symposium on Computer Arithmetic, pp.154-164, 1991.

S. Chaudhuri, S. A. Blythe, and R. A. Walker, An exact methodology for scheduling in a 3d design space, Proceedings of the International Symposium on System synthesis (ISSS 95), 1995.

F. Depuydt, G. Goossens, and H. De-man, Clustering techniques for register optimization during scheduling preprocessing, Proceedings of the IEEE International Conference on Computer-Aided D e s i g n, pp.280-283, 1991.

Y. Decastelo-vide-e-souza, M. Potkonjak, and A. C. Parker, Optimal ilp-based approach for throughput optimization using simultaneous algorithm/architecture matching and retiming, Proceedings of the 32nd Design Automation Conference, 1995.

C. M. Duccia and R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th Design Automation Conference, pp.1-9

M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NPCompleteness, 1979.

C. H. Gebotys and M. I. Elmasry, Optimal synthesis of high-performance architectures, IEEE Journal of Solid-State Circuits, vol.27, issue.3, p.92

J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 1990.

B. Hochet, A. Guyot, and J. M. Muller, A w ay to build eecient carry-skip adders, IEEE Transactions on Computers, c, vol.36, issue.10, 1987.

C. Hwang and Y. Hsu, Zone scheduling, IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems, vol.12, issue.7, pp.926-934, 1993.
DOI : 10.1109/43.238029

C. Hwang, J. Lee, and Y. Hsu, A formal approach to the scheduling problem in high level synthesis, IEEE Transaction on Computer Aided D e s i g n, vol.10, issue.4, pp.464-475, 1991.

J. Hwang and A. E. Gamal, Optimal replication for min-cut partitioning, Proceedings of ICCAD'92, pp.1-9

I. Koren, Computer Arithmetic Algorithms. P r e n tice Hall, 1993.

J. Sklansky, Conditional-sum addition logic, IRE Transactions on Electronic Computers, 1960.
DOI : 10.1109/tec.1960.5219822

I. Karkowski and R. H. Otten, An automatic hardware/software partitioner based on the possibilistic programming, proceedings of the European Design and Test Conference 9 6 (EDTC'96), 1996.

B. W. Kernighan and S. Lin, An eecient heuristic procedure for partitioning graphs, Bell System Technical Journal, vol.49, 1970.

P. Kornerup, Digit-set conversions: Generalizations and applications, IEEE Transactions on Computers, vol.43, issue.5, pp.622-629, 1994.
DOI : 10.1109/12.280811

C. Kring and A. R. Newton, A cell-replicating approach to mincut-based circuit partitioning, Proceedings of ICCAD'91, 1991.
DOI : 10.1109/iccad.1991.185175

B. Landwehr, P. Marwedel, and R. Omer, Oscar: Optimum simultaneous scheduling allocation and resource binding based on integer programming, proceedings of the EuroDAC'94, 1994.

T. Lang, E. Musoll, and J. Cortadella, Redundant adder for reduced output transitions, Proceedings of the XI Conference on Design of Integrated C i r cuits and Systems, 1996.

M. Lehman and N. Burla, Skip techniques for high-speed carry propagation in binary arithmetic units, IRE Transactions on Electronic Computers, p.691, 1961.

R. Leupers and P. Marwedel, Time-constrained code compaction for dsps, proceedings of International Symposium on system synthesis 95 (ISSS'95), pp.1-9

C. N. Lyu and D. W. Matula, Redundant binary booth recoding, Proceedings of the 12th Symposium on Computer Arithmetic, pp.1-9

C. Mazenc, Syst emes de repr esentation des nombres et arithm etique sur machines parall eles, 1993.

A. Mignotte, J. M. Muller, and O. Peyran, LIP, pp.95-112, 1995.

A. Mignotte, J. Muller, and O. Peyran, Mixed arithmetics: Introduction and design structure, proceedings of MPCS'96, pp.1-9

R. K. Montoye, E. Hokonek, and S. L. Runyan, Design of the oating-point execution unit of the ibm risc system/6000, IBM Journ. of Res. and Dev, vol.34, issue.1, pp.59-70, 1990.

R. Niemann and P. Marwedel, Harware/software partitioning using integer programming, proceedings of the European Design and Test Conference 96 (EDTC'96), pp.1-9

P. Pan, S. Dong, and C. L. Liu, Optimal graph constraint reduction for symbolic layout compaction, Proceedings of the 30th Design Automation Conference, pp.1-9

O. Peyran, Synth ese d'architectures int egr ees utilisant des arithmetiques redondantes, 1997.

S. Dhananjay, I. Phatak, and . Koren, Hybred signed-digit number systems: A uniied framework for redundant n umber representations with bounded carry propagation chains, IEEE Transactions on computers, vol.43, issue.8, pp.880-891, 1994.

S. Prakash and A. C. Parker, Sos: Synthesis of application-specic heterogeneous multiprocessor systems, Journal of Parallel and Distributed Computing, vol.16, pp.338-351, 1992.

M. Schwiegershausen and P. Pirsch, A system level design methodology for the optimization of heterogeneous multiprocessors, proceedings of the International Symposium on System Level Synthesis 95 (ISSS'95), 1995.

H. Tomiyama and H. Yasuura, Otpimal code placement o f e m bedded software for instruction caches, Proceedings of the European Design and Test Conference (EDTC'96), 1996.