

Synthesis for mixed arithmetic.

Anne Mignotte, Jean-Michel Muller, Olivier Peyran

To cite this version:

Anne Mignotte, Jean-Michel Muller, Olivier Peyran. Synthesis for mixed arithmetic.. [Research Report] LIP RR-1997-11, Laboratoire de l'informatique du parallélisme. 1997, 2+24p. hal-02101886

HAL Id: hal-02101886 <https://hal-lara.archives-ouvertes.fr/hal-02101886>

Submitted on 17 Apr 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Laboratoire de l'Informatique du Parallélisme

Ecole Normale Supérieure de Lyon Unité de recherche associée au CNRS n°1398

Research Report N° 97-41

Ecole Normale Supérieure de Lyon Adresse électronique : lip@lip.ens−lyon.fr Téléphone : (+33) (0)4.72.72.80.00 Télécopieur : (+33) (0)4.72.72.80.80 46 Allée d'Italie, 69364 Lyon Cedex 07, France

Synthesis for mixed arithmetic

Anne Mignotte Jean Michel Muller Olivier Peyran

November 1997

Abstract

This article presents a methodology to use a powerful arithmetic (redundant arithmetic) in some parts of designs in order to fasten them without a large increase in area- thanks to the use of both conventional and redundant number systems. This implies specific constraints in the scheduling process. An integer linear programming (ILP) formulation is proposed which finds an optimal solution for reasonable examples. In order to solve the problem of possibly huge ILP computational time- a general solution- based on a constraint graph partitioning- is proposed

Keywords Arithmetic- redundant number systems- scheduling- integer linear programming- par titioning

Résumé

Cette article présente une méthode permettant l'utilisation d'une arithmétique très performante larithmetique redondante sur certaines parties dun circuit- an daugmenter sa vitesse- sans trop augmenter sa surface- gr ace au melange darithmetiques non re dondantes conventionnelles et d'arithmétiques redondantes. Cela induit des contraintes spécifiques dans le processus d'ordonnancement. Une formulation en programme linéaire en nombres entiers est proposee- an de trouver le resultat optimal pour des exemples de taille raisonnable Une solution- basee sur le partitionnement dun graphe de con traintes- permet de resoudre le probleme des temps de calculs trop importants

Mots-cles Arithmetique- systeme redondant decriture des nombres- ordonnancement- program mation lineaire en nombres entiers- partitionnement

Synthesis for mixed arithmetic

A. Mignotte, J.M. Muller and O. Peyran LIP, CNRS URA 1398, Ecole Normale Supérieure de Lyon <u>cooce — per cedex - per cedex - </u> email Anne-Mignotte JeanMichel-Muller Olivier-Peyranlip-enslyon-fr

November 1997

Contents

Introduction

When considering an application as a ow of operations- numbers are generally encoded using conventional binary number systems s complement- unsigned binary- signmagnitude These representations are optimal in terms of compression- and oer the smallest possible register size However- operators for usual operations such as multiplication- division or square root almost systematically use redundant number representation as an internal encoding- as very fast- carry free- additions can be performed- using these representation These operators need a nal conversion in order to return a non redundant result. As this conversion is equivalent to a conventional addition, it can be beneathed to avoid this last operation, which would improve both delay and area This move leads to designs using redundant arithmetic explicitly

However- we show in the following section that fully redundant arithmetics are- in general- not interesting- regarding area and consumption criteria Our approach is to mix redundant and non reduction arithmetics mixed arithmetic-line to the advantages of redundantages of redundantages of redundantag d introduce mixed arithmetic in high level synthesis In Section - a solution based on integer linear programming Inproposed Finally- in Section of the more general question of the more general π problem of drastic ILP computational time is addressed

Mixed arithmetic

2.1 Redundant arithmetic

Some number systems may allow faster arithmetic operations than our conventional binary or decimal number systems Assume that we want to compute the sum series want to compute the sum series want to co numbers $x \mapsto \mu - 1$, $\mu - 2$, \ldots of the conventional binary numbers μ in the conventional binary numbers of system. By examining the well-known equation that describes the addition process:

$$
(EqAdd) \begin{cases} c_0 & = & 0 \\ s_i & = & x_i \oplus y_i \oplus c_i \\ c_{i+1} & = & x_i y_i + x_i c_i + y_i c_i \end{cases}
$$

one can see that the incoming carry at position between circumstances $\boldsymbol{\beta}$ ci This does not mean that the addition process is interior process is interior process in the sum of the sum o two numbers is necessarily computed in a time that grows linearly with the size of the operands Many addition algorithms and architectures proposed in the literature are much faster than a straightforward- purely sequential- implementation of EqAdd Among such adders- one can cite the conditionals which added in the IBM RS and the IBM RS and IBM RS and IBM RS and IBM RS and the additional of two national to log numbers in the carry of forms the addition of two *n*-bit numbers in time proportional to \sqrt{n} . Nevertheless, the dependency relation between the carries makes a fully parallel addition impossible in the conventional number systems

In - Avizienis suggested to use dierent number systems- called signeddigit number sys tems Assume that we use radix r In a signeddigit number system- the numbers are no longer represented using digits between 0 and $r-1$, but with digits between $-a$ and a, where $a \leq r-1$. Avizienis showed that every number is representable in such a system, provided that $2a > r - 1$. Another important property is that, if $2a \geq r$, then some numbers have several possible representations- the number of the number system is reduced to the system of the system of the system of the system of

Avizienis also gave addition algorithms adapted to his number systems. The following algorithm performs the addition of two numbers $\mu = 1$ and $\mu = 1$ and $\mu = 2$ and $\mu = 2$ and $\mu = 2$ radix r with digits between $-a$ and a, where $a \leq r-1$ and $2a \geq r+1^1$.

Algorithm 1 (Avizienis)

- Input I $Output: s = s_n s_{n-1} s_{n-2} \dots s_0$

1. in parallel, for $i = 0 \ldots n-1$, compute t_{i+1} (carry) and w_i (intermediate sum) satisfying:

$$
\begin{cases}\n t_{i+1} = \begin{cases}\n 1 & \text{if } x_i + y_i \ge a \\
 0 & \text{if } -a + 1 \le x_i + y_i \le a - 1 \\
 -1 & \text{if } x_i + y_i \le -a\n \end{cases} \\
 w_i = x_i + y_i - b \times t_{i+1}\n\end{cases}
$$

in paral lel for in the form in the single μ in the single μ in the single μ in the single μ

By carefully examining that algorithm- one can see that the carry ti does not depend on ti There is no carry propagation any longer. It can be shown that a fully parallel addition can only o performed- thanks to a redundant systematic production in the system of the redundant number of the system of

Now let us focus on the particular case of radix 2. The conditions "2a $\geq r+1$ " and "a $\leq r-1$ " cannot be simultaneously satisfactory satisfactory parallel in radial parallel parallel parallel parallel para carry free additions in radial redundant number systems are two usual redundant number systems are the two usual carrysave CS number system, and the capacitation in the system in the carry surface number of system- numbers are represented with digits - and - and each digit d is represented by two bits $d^{(1)}$ and $d^{(2)}$ whose sum equals d. In the signed-digit number system, with digits -1 , 0 and 1, we represent the digits with the *borrow-save* (BS) encoding: each digit d is represented by two bits d^+ and d^- such that $d^+ - d^- = d$. Those two number systems allow very fast addition/subtraction. The *carry-save adder* (see for instance $[17]$) is a very well-known structure used for adding a number represented in the carry-save system and a number represented in the conventional binary system:

Algorithm Carry Save $Input: x = x_{n-1}^{r}x_{n-1}^{r}x_{n-2}^{r}x_{n-2}^{r}...x_0^{r}x_0^{r}$ and y yn - 19n - 2 · · · 90 $Output: s = s_n^{\{1\}}s_n^{\{2\}}s_{n-1}^{\{3\}}s_{n-1}^{\{5\}}s_{n-2}^{\{7\}}s_{n-2}^{\{5\}}\ldots s_0^{\{5\}}s_0^{\{7\}}$

In parallel, for $i = 0 \ldots n-1$, compute $s_i^{(1)}$ and $s_i^{(2)}$, with $t_0 = 0$.

$$
\begin{cases}\ns_n^{(1)} = s_0^{(2)} = 0 \\
s_i^{(1)} = x_i^{(1)} \oplus x_i^{(2)} \oplus y_i \\
s_{i+1}^{(2)} = x_i^{(1)} \cdot x_i^{(2)} + x_i^{(1)} \cdot y_i + x_i^{(2)} \cdot y_i\n\end{cases}
$$

This algorithm can be implemented by a row of full-adder cells (a full adder cell computes two bits t and \mathbf{r} and \mathbf{r} operands $(x = x^{(1)} + x^{(2)}$ and $y = y^{(1)} + y^{(2)}$ can obviously be performed by two rows of full adders cells, as $s = x + y$ can be decomposed into $z = x + y^{s}$ followed by $s = z + y^{s}$, which both are additions of a CS operand and a non redundant operand. Such an adder is represented in Fig. 1.

¹This condition is stronger than the condition 2a $\geq r - 1$ that is required to represent every number.

Redundant (resp. non redundant) number systems are denoted by R (resp. NR). An operator that performs the operation \circ from two operands of type X and Y, and gives a result of type Z is denoted by $X \circ Y \to Z$, and is called *redundant* if Z is a redundant representation. Similarly, a converter from redundant to non redundant is denoted by $R \to NR$. Actually, this operation is a conventional addition for CS- as a CS number is the addition of two NR numbers if x is a CS number, then $x = x^{\gamma -1} + x^{\gamma -1}$, where $x^{\gamma -1}$ and $x^{\gamma -1}$ are INK numbers). For the same reason, a \cup 5 addition with two CS operands $(NR + NR \rightarrow CS)$ does not need to be performed by an operator. We call such an addition a *virtual* addition. The BS system has the same property with subtraction.

Figure 1: A CS+CS \rightarrow CS adder made up with two $CS + NR \rightarrow CS$ adders.

Redundant number systems are rather commonly used into arithmetic operators such as multi pliers and dividers (those operators have their input and output data represented in a non-redundant number system- but perform some of their internal calculations in a redundant number system For instance- most multipliers use at least implicitly the carrysave number system- the multiplier of the TI is the radial value of Λ , and the divider system is the radial value of the divider system in of the Pentium actually uses two different redundant number systems: the division iterations are performed in carry-save, and the quotient is first generated in radix 4 with digits between -2 and - and then converted in the usual radix number system

All these large operators perform a final conversion in order to convert this internal representation into a conventional one The drawback is that a conversion from redundant to non redundant represents an important cost regarding area and speed. It can be beneficial to avoid this final conversion- and thus- redundant numbers are used explicitly- in the whole design- and not only inside complex operators

The use of fully redundant arithmetic within a design shows ma jor drawbacks in term of area and consumption, which can be avoided by converting the operator, which is designed avoid reduction and arithmetics mixed arithmetic mixed arithmetic mixed in the next section arithmetic

$2.2\,$ Using redundant arithmetic globally

Using-the instance-the CO number system in the whole design-two-mineral constance that conventional adders by $CS+CS \rightarrow CS$ adders. Several types of 32-bit adders (redundant and non redundant) nave been implemented". Table I snows the result in terms of area, delay and consumption One can see that a carry look ahead adder has comparable delay the redundant adder is only the procedure and the carry section of a carry strip and and the carry strip and the carry strip and a consumption- with a reasonable delay and the consumption- with a reasonable delay and the consumption- \mathcal{C}

However- these results do not address the problem of registers Indeed- in radix - redundant numbers are twice increase increase in consumers than $\mathbf i$ which is a drastic increase in consumption

 2 This work was supported by PRC GDR ANM, in the scope of a project with the MASI/Paris VI and CSI/INPG laboratories

tion Lang- Cortadella and Mussoll studied the problem of redundant addition  their solution uses different adders for different codings of the CS system considering transition probabilities, to avoid "critical" digit transitions (for instance $2 \rightarrow 0$ in CS, where the two bits are changed). However- this solution requires the knowledge of these transition probabilities- and brings only a small improvement Hence- as consumption has become a ma jor constraint- using fully redundant arithmetic seems to be unrealistic

32-bit adder	Delay	Area μw^2	Consumption
Ripple Carry	48 ns	107158	$684 \mu w^2/Mhz$
Carry Skip	17 ns	190071	$882 \mu w^2/M$ hz
Carry Look Ahead	9 _{ns}	269310	1205 $\mu w^2/Mhz$
$CS + CS \rightarrow CS$	5.7 ns	203062	1129 $\mu w^2/Mhz$

Table 1: Performance of several types of adder. Technology is CMOS $0.7 \mu m$

Another major drawback of fully redundant arithmetic concerns the multiplication: one of the monotophologically operation has to be NR-C to be NR-C and consumption are dramatically income of the second creased


Nevertheless- if one of the operands is non redundant- redundant additions become very pow erful Fig shows some implementations of various redundant bit adders compared to a carry look ahead one². A $CS+NR\rightarrow CS$ adder is three times faster than the fastest non redundant one , class, and the same area area and consumption as the smallest and least consumers and leaples carry, which carried a particle are interesting both in terms of speed and area or consumption.

The problem of registers is also largely decreased- as only half of the operands would be re dundant- which increases the register consumption by only compared to conventional rep resentation Besides- using radix operators would lead to a register consumption increaseas redundant numbers would only be 33% larger. Radix 8 redundant operators remain faster and smaller than non-their low consumption would balance their low consumption would balance the state of the register consumption increase. We are currently working on the validation of this representation.

All these remarks show the interest of using mixed arithmetic (mixing redundant and non reduction operators, converters, multipliers- in systematically outputting large operators (multipliersdividers), only convert *some* of the operands. Thus, $CS + NR \rightarrow CS$ adders are used instead of fully redundant ones Moreover- if the conversion is not always necessary inside a ow of operationsit has to be done before outputting the results. Thus, a converter $R \rightarrow NR$ (redundant to non reduction is always present in a design-parameter in a design-the useful to this resource on the second complete the whole design-design-design-design-design-design-design-design-design-design-design-design-design-design-design-

There are already numerous applications using mixed arithmetic in a way that does not cost time (i.e by overlapping conversion and computation). Kornerup studied conversions between adderent redundant and non redundant systems proposed at all proposed an original additional adder whose operations could be partially redundant in order to limitate the carry propagation-to-limitate the carry propagationlimited increase in area Concerning multiplication- Matula and Lyu investigated the problem of converting redundant binary inputs into Booth encoding They have proposed a general purpose multiplier using a precoder providing partial compression of a redundant binary value (and with no extra delay for the non redundant case) in a format that may be directly input to a standard radix 4 Booth recoder.

However- as the use of such operators requires a good redundant arithmetic expertise- these architectures are generally related to specifications For examples For examples and Matulated Inc.

realized a processor eecting a x bit multiplyandadd- implemented into the Cyrix
D numeric coprocessor- in which the multiplier result is not converted before before before before being transmitted to the multiplier result is not converted before being transmitted to the multiplier result is not converte adder

The problem we address is more general Our aim is to use mixed arithmetic globally- during the design automation owe-to-take beneficient from the speed of redundant arithmetic without the sp area area area area and consumption to the constant is not to design in the consumption is not to design in th but to propose a global approach of the conversion insertion problem in order to limitate the redundant operands

Figure Results of dierent mixed adders on several technologies Actel ACT
- Xilinx - AMD Mach and ES ecpd

2.3 Using mixed arithmetic

We have extracted the following observations from our studies and our redundant arithmetic expertise

- The problem can be dealt with at the algorithmic level conversion insertion is equivalent to choosing the variable (operand) encoding.
- Performing redundant operations with only one redundant operand remains reasonable ie $NR \diamond ? \rightarrow R$).

 \circ A converter $R \to NR$ is always present in a design. Our approach is to also use this converter inside the flow of operations to reduce the possibility of having redundant operands.

Thus- the problem we address becomes the following

Mixed arithmetic problem: Having a flow of dependent arithmetic operations (algorithm), several mixed operators for the usual operations (addition, subtraction, multiplication), at least one converter, and considering the number of cycles, the cycle delay and the area:

What type of operator fits the best to an operation?

What is the best choice for the use of the converters (which operands should be converted)?

We have tried to solve this problem manually on dierent algorithms Thus- we have ex perimented the use of mixed arithmetic on several benchmarks Table shows that interesting improvement of the delay can be achieved- without a large increase in the number of cycles We use a particularity of redundant arithmetic in order to make the problem more manageable: when there is no possibility of keeping one of the operand non redundant (or if the conversion costs too much), we can perform a fully redundant addition $(R + R \rightarrow R)$ using two $NR + R \rightarrow R$ adders (see Fig. 1). Conversely, if both operands are non redundant $(NR + NR \rightarrow R)$, the addition is virtual These two cases match the mixed arithmetic approaches match the mixed arithmetic approaches \mathcal{M} $R + NR \rightarrow R$ adder by the number of resources.

An interesting example is the \mathfrak{d}^{α} order *litter* design. There are two critical paths of 14 cycles, but the xed number of resources resource constraint two adders- one multiplier makes impossible to nd a convention arithmetic-conventional arithmetic-complete Figure Figure 1 arithmetic Figure Figure 1 and 2 and 2 and graph of the $5th order filter design using mixed arithmetic. Every operation gives a redundant result.$ thus-during become inputs become inputs of other operators- and the priori-during properation hasoperands However- we keep the same resource constraint regarding area and consumption- which means that the number of conventional adders-the conventional adding the mechanical additional conventions of number of $NR + CS \rightarrow CS$ adders, in the scheduling using mixed arithmetic. This implies the conversion of the operation of the operation seems different considering that can use two can use two can use adders thus four operators but only one converter intermediate results to always to \sim 101 iii) are not always converted- but the nal result out has to be non redundant One can see that we managed to reach the cycle different This example shows that even with one converter for two adderswith very weak operation mobility-different mobility-different using mixed arithmetic with the schedule using m same number of cycles than the classical one. The main amelioration is that multiplication results are not converted anymore which is beneficial both in term of delay and area. Most adders are $NR + R \rightarrow R$ ones.

These benchmarks have convinced us that the mixed arithmetic approach is very realistic and interesting

We have tried to automate the mixed arithmetic problem previously defined. The problem is no longer a problem of arithmetic operators- but it becomes a high level synthesis one More preciselyit is an extended problem of scheduling and operator type selection The next section addresses the solutions we have developed

-High level synthesis and mixed arithmetic

High level synthesis (HLS) translates an algorithm (formulated using languages like VHDL or Verilog) into a register transfer level (RTL) description. It can be decomposed into four main

Figure 3: Result of the $5th order filter scheduling using mixed arithmetic.$

steps data ow graph DFG and control ow graph CFG extraction- operator type selectionscheduling and resource allocation. These tasks are usually performed successively.

However- the operator type selection with mixed arithmetic implies operand type selection Such a selection leads to the insertion of converters that has to be taken into account during scheduling Thus- the operator type selection has to be done while scheduling This constraint makes the scheduling even more complicated- but the problem can be simplied- regarding some particularities of mixed arithmetic We propose a modelisation of the design adapted to our problem

Our expertise in mixed arithmetic have lead to the following hypotheses

- Constants and memory inputs should obviously be non redundant
- Multiplication with one redundant operand can be implemented at a reasonable cost
 However- when having both operands redundant- the area increase is too important Thus we impose at least one non redundant operand for every money movement more every form if all the operands are non redundant- the same multiplier is used the conversion from NR to R is instantaneous-definition as instantaneous-definition and interesting and interesting and interesting and in
- Among all the possible implementations of redundant addition- we will use one that considers a $R + R \rightarrow R$ adder (i.e an adder with two redundant operands and a redundant result) as the concatenation of two $R + NR \rightarrow R$ adders (see Fig. 1). We have proposed an original algorithm for the complex addition-to-complex addition-to-complex addition-to-complex addition-to-complex addition-

Hence- we propose the following resource modelisation

 A_n and A_n is complement to addition, in order to accept and property [54].
Hence, we propose the following resource modelisation:
An adder is modelised as c instances of the $R+NR \rightarrow R$ operator, $c \in \{0,1,2\}$, followed or one instance of a converter. A multiplication is modelised as one instance of the $R * NR \to R$

	$5th$ order filter			Differential equation		
	Area	Delay	cycles	Area	Delay	cycles
Mixed	n^2+2n	$n-1$	16	$\sqrt{2n^2+1}$	$n-1$	5
NR	$n^2 + n$	$2n-1$	16	$2n^2$	$2n-1$	4
R	n^2+3n	$n-1$	16	$4n^2$	$n-1$	4
	FFT					
	Area		Delay		cycles	
Mixed	$2n^2 + 5n$		\boldsymbol{n}		3	
NR	$2n^2 + 5n$		2n		3	
R	$2n^2 + 5n$		\boldsymbol{n}			

Table Results of dierent benchmarks using dierent arithmetics with n bit inputs

resource followed by zero or one instance of a converter. As the conversions may not be inserted in the nal design- they are called virtual conversions This modelisation can represent any kind of operation-this table-by Table and the operation-this table-by Table-by Table-by Table and the operations are monocycle- $CS + CS \rightarrow CS$ addition (i.e $CS + NR \rightarrow CS$ additions are chained). Multi-cycle multiplications are addressed in Section and the operator the operator the spectrum operator the operator the selection of the

		$NR + NR$	$CS \triangleleft NR$	$cs \triangleleft cs$
NR $\bf o$ p e r a t i	A d d i t i \bf{o} $\mathbf n$	NR NR ' ' NR	$\overline{\text{cs}}$ \rm{NR} $CS + NR \rightarrow CS$ \rm{NR}	$\overline{\text{cs}}$ $\overline{\text{cs}}$ л ı $CS + NR \rightarrow CS$ $CS + NR \rightarrow CS$ $\rm NR$
\bf{o} $\mathbf n$ ${\bf S}$	М u L t	NR NR \approx NR	CS \rm{NR} * $\rm NR$	Not Allowed
R \bf{o} p e r a	A d $\mathbf d$ i t i \bf{o} $\mathbf n$	NR NR CS	$\mathbf{C}\mathbf{S}$ $\ensuremath{\text{NR}}\xspace$ $CS + NR \rightarrow CS$ CS	$\overline{\text{cs}}$ CS $CS + NR \rightarrow CS$ $CS + NR \rightarrow CS$
t i \bf{o} $\mathbf n$ s	М u ı t	NR NR \ast	CS NR \$.	Not Allowed

Table 3: Resource modelisation according to the the operand and result types.

choice have been to be done explicitly- who is handled by the number of resources for instance- the state of r $NR + NR \rightarrow NR$ is considered as zero $NR + R \rightarrow R$ followed by one conversion). However, the different steps of the HLS are modified indeed, we are the production is followed by a virtual t conversion- the extracted DFG is specic to our problem Figure  shows a classical DFG and a DFG with virtual conversions The conversion being virtual- its output is not linked to any other operation After scheduling- there are two alternatives for a virtual conversion either it becomes extending the following operations may use the comput of the converter, at the converter-

The scheduling is also specic- because it includes the operator selection- and because an opera tion of the DFG could disappear during scheduling. This is the case for the virtual conversions. but also for the additions. Indeed, when we have an $NR + NR \rightarrow R$ addition, zero instance of $NR + R \rightarrow R$ is needed, and an operation that succeeds this addition could be scheduled in the same cycle as the "virtual addition".

A final step is needed to specify the connections between converters and operators. Figure 6 shows a possible result the virtual conversions a number of the conversions of conversions and and \sim have disappeared Precedences are rebuilt to produce the scheduled DFG SDFG- regarding the scheduling cycles of the conversion nodes

. The main distributed in the scheduling-presseduling-presseduling-presseduling-proposeduling-proposeduling-pro a solution to our problem- based on an extended list scheduling
 The principle of list scheduling is to consider each cycle successively For a given cycle j- all the candidate operations are scheduled regarding the resource constraints and a priority function. An operation is a candidate if all its predecessors have already been scheduled The priority function could be- for instance- the mobility (As Late As possible date L_i - As Soon As Possible date S_i). The operations scheduled at cycle j are those in highest priority-regarding the number of resources Similarly- we have the number of the similar to edges- in order to nd which edges should be converted We rst determine the convertible edgesthen compute their *urgency*. The urgency function of edge $e_{ij}: o_i \to o_j$ is defined as $U(e_{ij}) = \frac{N(i)}{L_j-T(i)}$ where $N(i)$ is the number of operands which would be converted if a conversion was inserted after operation oi- and ^T i is oi schedule The most urgent edges are converted- regarding the number of converters However- since this is a greedy approach- and since our problem needs a global viewthe obtained results were not very convincing

therefore- we propose an ILP formulation which guarantees a completely global approachgives an optimal result. The formulation and the results are presented in the following sections.

Figure 4: A classical DFG and our specific DFG (black circles represent conversions)

ILP formulation

4.1 Definitions

scheduling-in a very common application of ILP for the general problem is the general problem. of performing and resource allocation simultaneously have been proposed - the proposed methodology to solve a scheduling problem in a
dimensional design space- including the usual

area and schedule length dimensions plus the clock length dimension- using module libraries- has been described using ILP $[6]$. Hwang et al $[15]$ proposed different ILP formulations for different classical scheduling problems. Their formulations are based on two main constraints: resource constraints- which are dened by the user- and precedence constraints which are given by a DFG The variables and constants they used were the following

- xij if operation oi is scheduled into cycle j! otherwise- xij
- \star T is the final number of cycles that we wish to minimize and N_t is the number of resources of type t
- s is an overestimation of T \mathbf{A}
- \star L_i (resp. S_i) is the latest (resp. earliest) possible time to schedule operation o_i . The scheduling is a classical ALAP scheduling considering that we have s cycles

We keep the same conventions and extend them to our specific problem: if o_i is a classical operation (addition, subtraction, multiplication...), it is also related to variable $x_{i,j}$, with $j \in [S_i, L_i]$. Our model inserts a virtual conversion- ok- after each operation Therefore we need a new variable r_{k+1} - representing the conversion r_{k+1}

The operand types depend on the presence of preceding converters- the operator type depends on the presence of the following converter. The link between converters and operators is handled during resource constraints therefore- we introduce new variables- $\{ \{ \}$ redundant operands of addition oi ie the number of resources used- see Table

4.2 The formulation

Our formulation of a resource constraint scheduling problem using mixed arithmetic is presented in Fig

In order to simplify the explanation of the constraints, one should keep in mind that $\sum_{j=S_i}^{E_i} j.x_{i,j}$ is equal to the cycle where o_i is finally scheduled. Therefore,

$$
D_{k,j} = \sum_{j=S_k}^{L_k} j.x_{k,j} - \sum_{j=S_i}^{L_i} j.x_{i,j}
$$

is the number of cycles between the schedules of oil \mathbb{R}^n and oil \mathbb{R}^n . The schedules of oil are scheduled at \mathbb{R}^n the same cycle. To simplify the notation, we use o_i to i to express that one of type that one of type that \mathbf{r} is of type that \mathbf{r} $(o_n^{conv}, o_n^{conv}) \to o_t^{2a}$ expresses that o_p and o_q are two converters preceding ("preceding" means that there is a data dependence of \mathcal{U} and \mathcal{U} and \mathcal{U} addition \mathcal{U} and \mathcal{U} be decomposed as follows

Temporal constraints

Equation 4 expresses that T is the last cycle of the scheduling (and is naturally the value that should be minimized

Equation 3 expresses that a regular operation is scheduled only once.

expresses that a virtual conversion may not be scheduled at all conversions of the scheduled at all conversion

$$
x_{i,j} \in N, \quad c_{i,j} \in N
$$
\nMinimize T

\n
$$
(1)
$$

Minimize
$$
T
$$
 (1)

Temporal constraints

 E l

If
$$
o_i
$$
 is a conversion
$$
\sum_{j=S_i}^{L_i} x_{i,j} \leq 1
$$
 (2)

$$
\text{se} \qquad \sum_{j=S_i}^{L_i} x_{i,j} = 1 \tag{3}
$$

 $\forall o_i$ without successors $\sum_{i} (j.x_{i,i})$ $\sum_{j=S_i}^{N} (j.x_{i,j}) \leq$ The contract of the contract o

Resource constraints

$$
\forall j \in [1, s] \quad \sum_{o_i^{add}} c_{i,j} \leq N_{add} \tag{5}
$$

$$
\forall j \in [1, s] \quad \sum_{o_i^{ature}} x_{i,j} \leq N_{autre} \tag{6}
$$

Calculation of the $c_{i,j}$

$$
\forall j \in [S_i, L_i] \quad \sum_{k=S_p}^{j-1} x_{p,k} + \sum_{k=S_q}^{j-1} x_{q,k} \ge 2x_{i,j} - c_{i,j} \qquad \forall (o_p^{conv}, o_q^{conv}) \to o_i^{add} \tag{7}
$$

$$
\forall j \in [S_i, L_i] \quad \sum_{k=S_p}^{j-1} x_{p,k} + \sum_{k=S_q}^{j-1} x_{q,k} \geq x_{i,j} \qquad \forall (o_p^{conv}, o_q^{conv}) \to o_i^{\neq add} \tag{8}
$$

Data dependency constraints

$$
\sum_{j=S_k}^{L_k} j.x_{k,j} - \sum_{j=S_i}^{L_i} j.x_{i,j} \geq 1 \qquad \forall \ o_i^{\neq add} \to o_k^{\neq conv}
$$
\n
$$
(9)
$$

$$
\sum_{j=S_k}^{L_k} j.x_{k,j} - \sum_{j=S_i}^{L_i} j.x_{i,j} \ge (L_i + 1) \sum_{j=S_k}^{L_k} x_{k,j} - L_i \qquad \forall o_i^{\neq add} \to o_k^{conv} \tag{10}
$$

$$
2\left(\sum_{j=S_k}^{L_k} j.x_{k,j} - \sum_{j=S_i}^{L_i} j.x_{i,j}\right) \geq \sum_{j=S_i}^{L_i} c_{i,j} \qquad \forall \ o_i^{add} \to o_k^{\neq conv}
$$
\n(11)

$$
2\left(\sum_{j=S_k}^{L_k} j.x_{k,j} - \sum_{j=S_i}^{L_i} j.x_{i,j}\right) \geq \sum_{j=S_i}^{L_i} c_{i,j} + \tag{12}
$$

$$
2(L_i+1)(\sum_{j=S_k}^{L_k} x_{k,j} - 1) \qquad \forall \ o_i^{add} \to o_k^{conv}
$$

Figure 5: ILP formulation of the scheduling problem using mixed arithmetic

Resource constraints

Equation expresses the resource constraint for additions- as the number of resources used by an addition of the contract in the contract of the

Equation expresses the resource constraint for operations that are not additions- including con versions-the number of resources used by such an operation of the such an oi-

Calculation of the $c_{i,j}$

 o_p and o_q are the two virtual converters preceding o_i . $\sum_{k=S_p}^{j-1} x_{p,k}$ is equal to 1 if o_p is converted before cycle just side of equations in the number of equations in the number of converters \mathbf{A} preceding officers and scheduled before it is the number words-the number of the number of the number of Ω at cycle j. If o_i is an addition, scheduled at cycle j, then $c_{i,j} = 2 - K$. If o_i is not an addition, there should be at least one NR operand, and thus, $K \geq 1$. As $x_{i,j} = 1$ if operation o_i is scheduled at cycle 1, equations 7 and 8 express these two situations .

Data dependency constraints

expresses the data dependence of the data dependence of the data dependence of the data dependence of the second o_k). These equations are quite particular because virtual additions and virtual conversions may not be scheduled at all- changing operation precedence

is is not an addition and \sim is not a conversion-point and a conversion-point as \sim 1 and 1 and 2 and 2 and Θ at least-that the oi and other should be-distributed be-distribute If o_k is a conversion, the previous equation is false when o_k is not scheduled at all (i.e $\forall j$, $x_{k,i} = 0$). Equation 10 fixes this problem: if o_k is scheduled (i.e $\exists j \backslash x_{k,j} = 1$), equation 10 is equivalent to equation If ok is not scheduled at all- is always true

If o_i is a virtual addition $(\forall j, c_{i,j} = 0)$, an operation (except conversions) succeeding o_i could be scheduled at the same cycle as o_i . In such a case, equation 11 is equivalent to $D_{k,i} \geq 0$, which is the correct expression is equation is the virtual addition, equation- we see equation- to equations to equation have integral variables

Figure of equation and - when one is and - when one of equations \mathbf{a}

Feedback outputs

Our formulation easily handles outputs that are fed back such as P and Q in Fig - which means that if a feedback output is converted- the related primary input will be considered as ne-the instance-the instance-the input of the subtracter of the subtracter of the come from the converter of t multiplication in such a could be such a could be scheduled at any cycle between at any could be

Multi-cycle and pipelined operations

The formulation does not handle multicycle operations However- the extension is not di cultas there are no specific arithmetic problems. Equations related to data dependencies and resource \mathbf{r} is the number of cycle needed for \mathbf{r} is the number of cycle needed for \mathbf{r}

⁻Equation 7 does not give *exactly* the normal values to the $c_{i,j}$. However, we have shown [34] that it does not prevent to find the optimal solution, and reduce the complexity of the formulation.

in the case of a multiplication followed by a conversion, the equation becomes, $\forall o_i^{\neq\,aa} \to o_k^{conv}\colon$

$$
\sum_{j=S_k}^{L_k} j.x_{k,j} - \sum_{j=S_i}^{L_i} j.x_{i,j} \ge (L_i + K_i) \cdot \sum_{j=S_k}^{L_k} x_{k,j} - L_i
$$

In the case of a multiplication-different linear multiplication-different linear multiplication linear multiplication-different linear multiplication-different linear multiplication linear multiplication linear multiplica is not pipeline for a pipeline for each level of the resource constraint for each α and β and the multiplierequation becomes

$$
\forall j \in [1, s] \quad \sum_{o_i^{multi}} \sum_{k=j+1-l_i}^{j} x_{i,k} \leq N_{mult}
$$

Figure 6 shows a possible result of our linear program. The graph on the left has been scheduled using the subtracter-converter and one multiplier the addition one converter the addition $\mathcal{C}^{(1)}$ input- and could use the output of converter - which represents the converted output of subtracter Thus- this addition has two NR inputs ie it is virtual- which allows the subtracter to be scheduled into the same cycle Only two conversions were nally scheduled- whereas there are four operations

Figure 6: Possible result of our linear program (right) for the scheduling of the DFG presented on the left

4.3 Results

Our ILP formulation has been tested using LP_SOLVE (see Table 4). The results are optimum, and the computation times remain small for small examples (the $5th$ order filter examples will be discussed later Moreover-Particularly even with small examples-induced and the ILP approach is very useful-towhen it comes to consider feedback outputs-dimensional with its a very different problem to deal with using \mathbf{M} the heuristic approach (as it is a greedy algorithm).

The computation time needed to solve an ILP formulation increases with the number of equa tions and the number of variables This is not an absolute measuresometimes be solved very quickly- whereas smaller ones can takeahuge amount of CPU time However- it gives quite a good estimation of this computation time Concerning scheduling- these two values number of equations and number of variables depend on the number of operations- nand on the initial bound of the number of cycles, s. In our case, both grow in $O(s*n)$. The s value is a large over and considering the operations in the operation frames dimensioned and Si is in the Si is in more accurate The largest examples could not be solved joint forme, the main could see Table solutions to solve high complexity benchmarks. The next section addresses this problem.

benchmarks	Nb equ.	Nb var.	Nb op.	Nb cycles	CPU
2 way method	53	62			$6.2~\mathrm{s}$
Fast Fourier Transform	51	78			3.6 s
Differential equation	99	132	11		17.6 s
3 way method	248	410	25		no sol.
3 way method classic	91	126	25	10	51.1 s
$5th$ order elliptic wave filter (EWF)	383	991	34		no sol.
5^{th} order EWF, reduced form. 1	287	665	41		no sol.
5^{th} order EWF, reduced form. 2	258	586	34		no sol.
$5th$ order EWF classic	119	133	34	16	4 min 44.8 s

Table 4: ILP results using LP_SOLVE .

Overcoming the problem of drastic ILP computation time

ILP solvers usually work by relaxation. A classical one is the relaxation into linear program (LP) : \mathbf{L} values of the initial ILP is decomposed into new ILP is decomposed into new ILP problemsthe same way The computation is fasten by choosing which of these subproblems should be solved by relaxation into a linear program- according to bound obtained by previous results Branchand Bound algorithm If the relation relation α is the Integral results on the Italy integral results in the α the number of variables and the number of equations is not an absolute measure of the complexity of \mathbf{I} linear program- and generally- to large number of LP resolutions- and thus- large computation times The problem can even be worth- as linear programs are solved by numerical algorithms that are very dependent to accuracy large programs lead to bad accuracy that compromises the stability of the algorithm. Problems like the $5th$ order EW Filter could not be solved because of this numerical instability We have applied some simple classical heuristics in order to reduce the variable time frames signification is did not solve the problem it did not the reduced formulation α are presented in Table 

ILP is widely used in various other domains though- and not only in order to solve small prob lems For example- uses ILP for throughput and latency optimization when algorithmarchitecture matching- retiming and pipelining are considered simultaneously ILP is also used for DSP code generation and embedded systems For instance-problem a solution to the problem of code code paction with real-time constraints for processors offering instruction-level parallelism; [38] presents an ILP-based code placement method for embedded software to maximize hit ratios of instructions caches III is also wide pressure for HWSW partitioning it the electronic system is the electronic system in th thesis- one can also cite also provided with the optimization of heterogeneous multiprocessor systems Another example is
- where a static task execution schedule is generated along with the structure of the multiprocessor system- and with a mapping of subtasks to processors

even it our ILP solver was not a profession week and problem we had it usual week and ing with ILP formulations \mathbf{f}_1 instead of looking for a solution-looking for a solution-looking-looking-looking-looking-looking-looking-looking-looking-looking-looking-looking-looking-looking-looking-looking-lookingovercome this problem, we have studied a general methodology, which in partitioning structure part titioning techniques have been proposed in the literature For instance- Hwang et al experimented an approach - called zone scheduling They partition the set of cycles into zones- and decides

which operation will be scheduled into a zone and which one will be "delayed" into the next zone. $T_{\rm eff}$ model can be turned into an optimal ILP scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-schedul However- their goal is more to nd better solutions- with comparable computation times- than those achieved by list scheduling rather than finding near optimal solutions when ILP does not succeeds- with possibly still large computation times Depuydt et al have a solution based on clustering techniques ^[7]. They do not take into account the resource constraints but variable time frames to reduce the register cost Moreover- none of these methods takes into account the ILP size In Section - we propose a general solution which partitions the problem into several small ILP formulations separately solved and taking all the constraints into account. Section 5.3 discusses the results and extensions of this method

5.1 Partitioning

5.1.1 Partitioning methodology

The initial DFG is partitioned into k parts (we call this a k-partition). The k-partition of $DFG =$ vita visit den staat den bester die deutsche den den den den bestellen der die virklanden der den verwenden de $V_1\cup V_2\cup...\cup V_k$ and $V_i\cap V_j=\emptyset$ if $i\neq j$. Each partition can be considered as a separate design, and is scheduled using a separate ILP formulation. We obtain several optimal local schedules which are concatenated in order to obtain the final global schedule. The main difficulty is to find a partitioning algorithm- as the constraints to deal with all the interest constraints the interdependence between partitions and their size

The problem of partition interdependencies can be stated as follows if there is a constraint between two operations-in the initial ILP formulation-defended initial ILP for the initial ILP formulation-defended initial ILP for the initial ILP formulation-defended initial ILP for the initial ILP formulation-defended to these operations If the two operations are in dierent partitions- the initial equation is splitted into two new equations (one for each formulation). The result obtained with these equations will be consistent with the authorized values dened by the initial equation However- it may prevent to nd an optimal global solution We call this a constraint violation Obviously- their number should of minimized Therefore-II are proposed a general approached and the ILP formulationconsists in partitioning the set of operations-partition partition violating as few constraints as possible to either data dependency or resource ones- or and being balanced in terms of ILP variables

Considering a simple DFG would not be satisfactory- as a DFG only reects data dependency constraints (see for instance the $5th order filter DFG$ in Fig. 7). Our partitioning is based on a reduced constraint graph extracted from the ILP formulation- whose vertices represent operations and edges represent constraints between operations. Performing minimum edge cut partitioning creates partitions with few constraint dependencies As each partition leads to an optimal partial schedule- the nal schedule- obtained by the concatenation of the partial schedules- is likely to be a good approximation of the optimal one

A k -partition

In order to determine the best value of k- one could iteratively try several decreasing values until it leads to an infeasible ILP formulation: starting with an n -partition, if all the partitioned formulations can be solved, try with a $(n-1)$ -partition, and so on. This solution is realistic, as the computation times are many decreased using the partitioning method see below-see belowparticularly the comparison between benchmarks that had a solution with the whole formulation and their partitioned solution Moreover- one usually knows an approximate number of variables \mathcal{N} and the contract solution is to determine directly-solution is to determine directly-form is to determine

Figure 7: 5^{th} order filter data flow graph DFG

value- a number of partition which has a good chance to be the optimal for example it would be **Provide** the property of the second $\frac{1}{N_{max}}$ with the scheduling problem).

The outputs of a partition become the inputs of the following partition- and they can be represented using a redundant number system. As our modelisation considers that the inputs are non redundant, we had to perform a small pre-formation to the new formulate the new formulate the new formula reduction implies that implies that in the scheduling a partition, and precedent partitions must have already been scheduled-uled-to know which is redundant The inputs number of the input is redundant o representations can be taken into account during partitioning (to give more accurate informations on ILP size) by making a bi-partition after each local schedule rather than an initial k -partition. The method presented here used this bipartitioning However- the method can be very easily extended to direct k -partitions.

Considering the data ow graph DFG V-E such that the ILP formulation related to DFG could not be solved-use partitioning method is described below (from the constraint graphs are defined in the next section; $S(RCG_i)$ is the size of the reduced constraint graph RCG_i .

We are dealing with partition i DFG_1 to DFG_{i-1} have been scheduled. Built the reduced constraint graph- RCGi

Figure 8: 5^{th} order filter reduced constraint graph RCG

 $\mathbf{r} = \mathbf{r} \cdot \mathbf{r}$, where $\mathbf{r} = \mathbf{r} \cdot \mathbf{r}$, where $\mathbf{r} = \mathbf{r} \cdot \mathbf{r}$ $RCG_i = (RCV_i, RCE_i, W_i),$ where
 $RCV_i = V \setminus \{V_1 \cup V_2 \cup ... \cup V_{i-1}\}.$ Perform a bi-partition on RCG_i with minimum edge cut- of partition sizes- $\frac{k-i}{k-i}$ and $\frac{k-i}{k-i}$.

Partitioning with minimum cut is known to be a NPcomplete problem - but there are some e cient de cientre de partie de la cientre de cientre using the Fiduccia and Matthewse and Matthewse Company o heuristic- which is an improvement of Kernighan and Lin MinCut heuristic

As edges represent constraints- the idea behind mincut partitioning is to minimize the con straint violations Thus- this algorithm is e cient if RCG is a good representation of the dierent constraints. We will now address the problem of the reduced constraint graph definition.

5.2 Reduced constraint graph

we have looked for a denition of the reduced constraint graph-books are depend on the reduced constraint graphany particular problem is the showing delivery are a few observations that the graph show matches

the input is informulation is a DFG Thus, and the graph vertices represent operations of the DFG

benchmarks	Nb equ.	Nb var.	Nb op.	Nb cycles	CPU time
2 way method partition 1	30	36	4	3	1.1s
2 way method partition 2	24	24	3	$\overline{2}$	0.2s
2 way method optimal	53	62	6	$\overline{5}$	$6.2~\mathrm{s}$
Fast Fourier Transform partition 1	32	50	$\overline{4}$	1	0.4s
Fast Fourier Transform partition 2	45	54	6	3	0.5s
Fast Fourier Transform optimal	51	78	$\overline{7}$	$\overline{4}$	$3.6~\mathrm{s}$
Differential equation partition 1	63	77	10	3	0.7s
Differential equation partition 2	56	76	8	3	1.4s
Differential equation optimal	99	132	11	5	$17.6~\mathrm{s}$
3-way method partition 1	128	187	15	6	6 hr 34 min
3-way method partition 2	102	118	11	5	$12 \text{ min } 56 \text{ s}$
3-way meth. Classic partition 1	57	68	16	6	5.7s
3-way meth. Classic partition 1	33	33	9	4	0.9s
3 way meth. Classic optimal	91	126	25	10	51.1 s
$5thO$ Elliptic wave filter partition 1	121	204	15	7	1 hr 46 min
$5thO$ Elliptic wave filter partition 2	135	195	17	4	2 hrs 58 min
$5thO$ Elliptic wave filter partition 3	128	175	18	5	$2hrs$ 20 min
$5thO$ EWF Classic partition 1	65	65	17	10	7.9s
$5thO$ EWF Classic partition 2	51	68	17	6	$2.0~\mathrm{s}$
$5thO$ EWF classic optimal	119	133	34	16	4 min 44.8 s

Table 5: ILP results using LP SOLVE after ILP based partitioning.

- Our goal is to create partitions whose ILP formulations would take comparable computation times Operations are related to equations and variable- which are our measure of ILP com putation time. As every operation does not have the same influence over the ILP computation time some are relative to more equation and η is the variable than others-spaces than others-must have the a weight $w(e_i)$ reflecting their influence over this computation time.
- Edges must represent constraints- and any constraint must be represented In fact- this solution should be related to a scheduling problem-problem-problem-problem-problem-problem-problemproblem of resolving large ILP formulations

We based our solution on a graph used by Pan- Dong and Liu

 to solve a problem of constraint reduction in symbolic layout compaction from a set-polytic linear programming constraints of the form $x_i - x_j \ge b$ (we will say that $x \in cn$ if variable x appears in constraint cn), they create a directed graph-black graph-black graph-black graph-black graph-black graph-black graph-black graph-black graph $v_i \in V$, and such that each constraint $cn : x_i - x_j \ge b$, $cn \in S$ is related to an edge $e : v_i \mapsto v_j, e \in E$, of weight b From this graph-book and subgraph- they solve a problem of subgraph reduction in the normal contract of the subgraph reduction in the subgraph reduction in the subgraph reduction in the subgraph reduction in th graph with less edges

We have extended this representation to ILP: from a constraint $\sum_i a_{i,j} x_j \geq b_i$, where x_j represents a variable relation of operations of μ (will construct a complete graph CG μ) (or fixed fi where each ILP variable x_j is related to a vertex $v_j \in CV$. It makes a constraint graph of variables. From this graph, we perform a clustering phase which creates sets $C_i = \{x_p | Op(x_p) = o_i\}$ (C_i)

Pigure 9: Result of the 5³³⁴ order *fluer* scheduling after a 5-partition (partitions are PT, PZ and P3 with a constraint graph partition-partition- \mathbb{P}^1 and P-math and P-M-math and P-M-math and P-M-math and

contains all the variables relation of \mathcal{U} of \mathcal{U} of \mathcal{U} order to get a graph of \mathcal{U} denes a reduced constraint graph RCG RCV - RCE -W as follows

From a set- ILP - of ILP constraints-From a se

- *i*, if $\exists cn \in ILP, j \in N | x_i \in cn, Op(x_i) = o_i$, we construct a vertex $V_i \in RCV$, weighted by $w(V_i) = |C_i|$.
- If $\exists cn \in ILP, j_1, j_2 \in N | x_{j_1} \in cn, x_{j_2} \in cn, (o_{i_1} = Op(x_{j_1})) \neq (o_{i_2} = Op(x_{j_2}))$, we construct an edge $e_{i_1,i_2} \in RCE$ between V_{i_1} and V_{i_2} .

This denition ts the previous observations- as RCG is an operation graph- whose vertices are weighted by the number of ILP variables linked to an operation, which has a great inuence over the ILP computation time Furthermore- the edges are constructed by each ILP constraintexplicitly and equally treated. This method could be used for other problems than scheduling ones. the only condition is that ILP formulations have to be generated by acyclic graphs-possible actions and the severe limitation. Fig. 8 shows the reduced constraint graph for the $5th$ order filter design. One can ese that data dependency constraints its interesting of the AM is the DFG-the only constraints the o of the problem

5.3 Results

with the tried the solution with the the this simple wave placed and partition- the the scheduling and operator type selection problem. The 5th order filter 3-partition of Fig 9 has been obtained It denes partitions P- P and P
 and the resulting scheduling has the same number of cycles as the optimal scheduling using non redundant arithmetic (the scheduling using mixed arithmetic is most likely to be the optimal one-plane one-plane it prove it μ is a simplement of our partitions, with partitions of the parties of the partition of the second with a partition based with the DFG- instead of the reduced constraint graph Obviously- the DFG based partitioning could not be exploited- as the partition is not temporal that is to say the rst operations in the rst partition- This is not the case of our method- which always gave exploitable solutions- even though it does not introduce any information specific to a scheduling method.

Examples that did not need partitioning have also been tested- in order to get an idea of the degradation compared to the optimal. Only one example had more cycles than the optimal: the addition the extra complete to the extra case-of the extra case-of the extra cycle was due to the contract of junction between the two partitions: the last cycle of the first partition did not use all its resources, whereas an operation scheduled on the first cycle of the next partition could be scheduled one cycle before- and use one of these available resources A simplied list scheduling managed to nd the optimal result with changing the global scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-scheduling-sched not be scheduled one cycle before. It can be considered as a "smart" concatenation. Another interesting structure is to apply replication formulation is the partitioning from the critical complete operations introduced and introduced in the last components which was and introduced partition. The concatenation is then made automatically

All the others examples managed to nd the optimal schedule Besides- on every benchmarkthe CPU time is largely decreased (see Table 5). This is particularly impressing with large examples (10 and 28 times faster for the 3-way method and the 5° order futer).

Conclusion

We have introduced a methodology to use redundant number systems and operators in order to fasten designs without large increase in area- thanks to the use of other kinds of arithmetic non redundant ones). An ILP formulation has been proposed that find an optimal solution for examples of reasonable size An solution- based on the partitioning of a constraint graph- has been proposed in order to overcome the problem of possible drastic ILP computation time

Acknowledgment

was would be grattefully thanks regis Leveland and Xavier Wendling-Wendling-Wendling-Wendling-Wendling-Mehrez- Nicolas Vaucher- from MASIParis VI for their experimentations of mixed operators on \mathcal{A} and \mathcal{A}

References

[1] A. Avizienis. Signed-digit number representations for fast parallel arithmetic. IRE Transactions on electronic computers- pages
"-

- A Bender Milp based task mapping for heterogeneous multiprocessor systems In proceedings of the European Design Automation and the EuroPean Design Automation Conference and the EuroPean Design Automation Conference and Automation Conference and Automation Conference and Automation Conference and Automation Con
- N N Binh- M Imai- and A Shiomi A new hwsw partitioning algorithm for synthesizing the highest performance pipelined asips with multiple identical fus. In *proceedings of the European* e sangra e e massimation a conference a supermate conference and the conference of the conference and the conference
- [4] W.S. Briggs and D.W. Matula. A $17x69$ multiply and add unit with redundant binary feedback and single cycle intensy, an E swarts windows and I swarts are that when the same and contrary a treatments of of the eeu aght, settling are educing the eeu although existing each ar
- re and channel and contracting and contract contract and contract the contract of thomas and an carryskip adders and block carrylookahead In proceedings of the -th IEEE Symposium on computer as functions of pages as a set of section and some
- is a characteristic control in a change of the state in and respect the state and Δ is a man exact methodology for a man exact methodology for state and a man exact methodology for a man exact methodology for a man exac design space. In Proceedings of the International Symposium on System synthesis (ISSS 95), 1995.
- r de man Clustering techniques for and H De Man Clustering techniques for register optimization during the Preprocessing In Louise Goto-Care and the Preprocessing In Louise Contract and the Preprocessing In the IEEE International Conference on ComputerAided Design-Design-Design-Design-Design-Design-Design-Design-Des car, car and computer society and computer society resources and computer society and computer s
- ist and A course, that the Soundary and A C Parker of the Source of the Source of the Soundary of the Soundary throughput optimization using simultaneous algorithm/architecture matching and retiming. In Proceedings of the nd Design Automation Conference-
- [9] C.M. fiduccia and R.M. Mattheyses. A linear-time heuristic for improving network partitions. In Proceedings of the -th Design Automation Conference-
- [10] M.R. Garey and D.S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness Ed WH Freeman and Co- NewYork-
- [11] C. H. Gebotys and M. I. Elmasry. Optimal synthesis of high-performance architectures. IEEE Journal of SolidState Circuits- -
- JL Hennessy and DA Patterson Computer Architecture A Quantitative Approach Morgan Kaufmann Publishers-Publishers-Publishers-Publishers-Publishers-Publishers-Publishers-Publishers-Publishers-Pu
- , and agust-and to build way to build e cientral and the city of the city and the city and the city and the city Transactions on Computers- c
- October
- [14] C-T. Hwang and Y-C. Hsu. Zone scheduling. IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems- "
-
- it a formal approach to the schedule to the scheduling problem in the scheduling problem in highas as a generative computer when the computer of the computer and property was computed by a computer of the c
- [16] J. Hwang and A. El Gamal. Optimal replication for min-cut partitioning. In *Proceedings of* ICCAD
-
- , and computer arithmetic Arithmetic Algorithms Pressure Algorithmetic Algorithms Pressure Hall-
- JSklansky Conditionalsum addition logic IRE Transactions on Electronic Computers- EC " -
- [19] I. Karkowski and R.H.J.M Otten. An automatic hardware/software partitioner based on the possibilistic programming. In proceedings of the European Design and Test Conference 96 EDTC
-
- BW Kernighan and S Lin An e cient heuristic procedure for partitioning graphs Bell system — technical particles in the set of the state of th
- Peter Kornerup Digitset conversions Generalizations and applications IEEE Transactions on Computers-  " - May
- C Kring and AR Newton A cellreplicating approach to mincutbased circuit partitioning In Proceedings of Iccademy and Ic
- p and records the D Marwedel-Market Communication simultaneous scheduling allocations allocations are allocation tion and resource binding based on integer programming. In proceedings of the EuroDAC'94, 1994.
- T Lang- E Musoll- and JCortadella Redundant adder for reduced output transitions In Proceedings of the XI Conference on Design of Integrated Circuits and Systems-
- M Lehman and N Burla Skip techniques for highspeed carry propagation in binary arith metic units IRE Transactions on Electronic Computers-II page - IRE IRENT IRE IRE I
- R Leupers and P Marwedel Timeconstrained code compaction for dsps In proceedings of International Symposium on system synthesis ISSS
-
- CN Lyu and David W Matula Redundant binary booth recoding In S Knowles and WH McAllister- editors- Proceedings of the -th Symposium on Computer Arithmetic-
- C Mazenc Systemes de representation des nombres et arithmetique sur machines paralleles r ind thesis, letter ivormale superieure de Lyon, 1995.
- a met and o per and o performance are and operations research report of the contract and operations report of - LIP- Ecole Normale Superieure de Lyon-
- Anne Mignotte- JeanMichel Muller- and Olivier Peyran Mixed arithmetics Introduction and design structures in proceedings of medicing and an order
- re and Support the original of the original of the original of the origin of the original original original or the interest system is a system in the contract of \mathbb{R}^n and \mathbb{R}^n are developed in the \mathbb{R}^n
- R Niemann and P Marwedel Harwaresoftware partitioning using integer programming In \mathbf{F} . The European Design and Test Conference and Test Conference \mathbf{F}
- Peichen Pan- SaiKeung Dong- and CL Liu Optimal graph constraint reduction for symbolic layout compaction In Proceedings of the th Design Automation Conference-
- [34] Olivier Peyran. Synthèse d'architectures intégrées utilisant des arithmetiques redondantes. PhD thesis-beam controller in the controller controller in the controller controller controller in the controller o
- [35] Dhananjay S. Phatak and Israel Koren. Hybred signed-digit number systems: A unified framework for redundant number representations with bounded carry propagation chains. IEEE Transactions on computers- 
"- August
- [36] S. Prakash and A. C. Parker. Sos: Synthesis of application-specific heterogeneous multiprocessor systems Journal of Paral lel and Distributed Computing-

 "
-
- [37] M. Schwiegershausen and P. Pirsch. A system level design methodology for the optimization of heterogeneous multiprocessors In proceedings of the International Symposium on System Level Synthesis ISSS
-
- [38] H. Tomiyama and H. Yasuura. Otpimal code placement of embedded software for instruction \mathbf{V} and \mathbf{V}