T. Allen, C. Wu, W. Chen, W. Cheng, and Y. Lin, On the relationship between sequential logic retiming and loop folding, Proceedings of the SASIMI'93, pp.384-393, 1993.

J. C. Bajard, S. Kla, and J. M. Muller, Bkm: A new hardware algorithm for complex elementary functions, IEEE Transactions on Computers, pp.598-601, 1994.
URL : https://hal.archives-ouvertes.fr/ensl-00086894

J. Biesenack, T. Langmaier, M. , and N. Wehn, Scheduling of behavioural VHDL by retiming techniques, Proceedings of the Euro-DAC'94, pp.546-551, 1994.

M. D. Ercegovac and K. S. Trivedi, On line algorithms for division and multiplication, IEEE Transactions on Computers, vol.7, pp.681-687, 1977.

A. Unzer and G. Hemme, Converting combinational circuits into pipelined data paths, Proceedings of the ICCAD'91, pp.368-371, 1991.

R. M. Karp, A c haracterization of the minimum cycle mean in a digraph, Discrete Mathematics, vol.23, pp.309-311, 1978.

C. E. Leiserson and J. B. Saxe, Optimizing synchronous systems, Journal of VLSI and Computer Systems, vol.1, pp.41-67, 1983.
DOI : 10.1109/sfcs.1981.34

C. E. Leiserson and J. B. Saxe, Retiming synchronous circuitry, Algorithmica, vol.6, pp.5-35, 1991.
DOI : 10.1007/bf01759032

URL : http://www.cs.columbia.edu/~cs6861/handouts/leiserson-algorithmica-88.pdf

M. C. Papaefthymiou, A Timing Analysis and Optimization System for Level-Clocked Circuitry, 1993.

J. B. Saxe, Decomposable Searching problems and Circuit Optimization by Retiming: Two Studies in General Transformations of Computational Structures, 1985.