SysML Models Verification Relying on Dependency Graphs - Equipe System on Chip Accéder directement au contenu
Communication Dans Un Congrès Année : 2022

SysML Models Verification Relying on Dependency Graphs

Résumé

Formal verification of SysML models contributes to early detection of design errors early in the life cycle of systems. Incremental modeling of systems leads to the repeated verification of parts of systems models that were already verified in previous versions of the SysML model. This paper proposes to optimize the verification process by generating dependency graphs from SysML models. This revisited verification technique is now supported by TTool. It is illustrated with an Avionics Full DupleX network.
Fichier principal
Vignette du fichier
ApvrilleEtAll_DG_modelsward2022.pdf (352.84 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03575960 , version 1 (15-02-2022)

Identifiants

Citer

Ludovic Apvrille, Pierre de Saqui-Sannes, Oana Hotescu, Alessandro Tempia Calvino. SysML Models Verification Relying on Dependency Graphs. 10th International Conference on Model-Driven Engineering and Software Development, Feb 2022, Vienna, Austria. pp.174-181, ⟨10.5220/0010792900003119⟩. ⟨hal-03575960⟩
168 Consultations
194 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More